參數(shù)資料
型號: DPS1MX32ML-35C
元件分類: SRAM
英文描述: 1M X 32 MULTI DEVICE SRAM MODULE, 35 ns, ZMA72
封裝: LEADED, ZIP-72
文件頁數(shù): 5/6頁
文件大小: 587K
代理商: DPS1MX32ML-35C
Dense-Pac Microsystems, Inc.
DPS1MX32ML/DPS1MX32MW
NOTES:
1. The PD0 - PD3 pins are used to identify memory density when other density versions of the JEDEC STD module can be installed
in the same socket.
2. All voltages are with respect to VSS.
3. -2.0V min. for pulse width less than 20ns (VIL min.= -0.5V at DC level).
4. Stresses greater than those under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a
stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational
sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect
reliability.
5. This parameter is guaranteed and not 100% tested.
6. Transition is measured at the point of
± 500mV from steady state voltage.
7. When OE and CE are LOW and WE is HIGH, I/O pins are in the output state,and input signals of opposite phase to the outputs
must not be applied.
8. The outputs are in a high impedance state when WE is LOW.
WAVEFORM KEY
Data Valid
Transition from
Data Undefined
HIGH to LOW
LOW to HIGH
or Don’t Care
WRITE CYCLE 2: CE Controlled.
ADDRESS
CE
WE
DATA IN
DATA OUT
30A147-00
REV. E
5
相關PDF資料
PDF描述
DPS256X16AA3-45C 256K X 16 MULTI DEVICE SRAM MODULE, 45 ns, CPGA50
DPS256X16CH3-35I 512K X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP48
DPS256X16CI3-30B 512K X 8 MULTI DEVICE SRAM MODULE, 30 ns, CQMA48
DPS256X16CI3-30C 512K X 8 MULTI DEVICE SRAM MODULE, 30 ns, CQMA48
DPS256X32AV3-70M 256K X 32 MULTI DEVICE SRAM MODULE, 70 ns, CPGA66
相關代理商/技術參數(shù)
參數(shù)描述
DPS1MX32MW-15C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module
DPS1MX32MW-17C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module
DPS1MX32MW-20C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module
DPS1MX32MW-25C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module
DPS1MX32MW-35C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 SRAM Module