- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄358700 > DPAD2 (LINEAR INTEGRATED SYSTEMS INC) MONOLITHIC DUAL PICO AMPERE DIODES PDF資料下載
參數(shù)資料
| 型號： | DPAD2 |
| 廠商： | LINEAR INTEGRATED SYSTEMS INC |
| 元件分類： | 參考電壓二極管 |
| 英文描述： | MONOLITHIC DUAL PICO AMPERE DIODES |
| 中文描述： | 0.05 A, 2 ELEMENT, SILICON, SIGNAL DIODE, TO-72 |
| 封裝： | TO-72, 4 PIN |
| 文件頁數(shù)： | 2/2頁 |
| 文件大小： | 32K |
| 代理商： | DPAD2 |
DPAD1/DPAD2/DPAD5/DPAD10/DPAD20/DPAD50 /DPAD100
SSTDPAD5/SSTDPAD10/SSTDPAD20/SSTDPAD50/SSTDPAD100
C ORPORATION
ABSOLUTE MAXIMUM RATINGS (25
o
C)
Forward Gate Current, Each Side. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50 mA
Total Device Dissipation @ T
A
= 25
o
C
Derate 4.0 mW/
o
C to 125
o
C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 400 mW
Storage Temperature Range . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . -55 to +125
o
C
Lead Temperature (1/16" from case for 10 seconds) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 300
o
C
ELECTRICAL CHARACTERISTICS
(25
o
C unless otherwise noted)
SYMBOL
CHARACTERISTICS
MIN
TYP
MAX
UNIT
TEST CONDITIONS
STATIC
I
R
Reverse Current
-1
pA
VR = -20 V
DPAD1
-2
DPAD2
-5
DPAD5
-10
DPAD10
-20
DPAD20
-50
DPAD50
-100
DPAD100
BV
R
Breakdown Voltage (Reverse)
-45
-120
V
I
R
= -1
μ
A
DPAD1, 2, 5
-35
DPAD10, 20, 50, 100
V
F
Forward Voltage Drop
0.8
1.5
I
F
= 5 mA
DPAD1, 2, 5, 10, 20, 50, 100
DYNAMIC
C
R
Capacitance
0.8
pF
V
R
= -5 V, f = 1 MHz
DPAD1, 2, 5
2.0
DPAD10, 20, 50, 100
| CR1 - CR2 |
Differential Capacitance
0.1
0.2
pF
V
R1
= V
R2
= -5 V, f = 1 MHz
DPAD1, 2, 5, 10, 20, 50, 100
APPLICATION
Operational Amplifier Protection. Input Differential Voltage
limited to 0.8 V (typ) by DPADS D
1
and D
2
Common mode
input voltage limited by DPADS D
3
and D
4
to
±
15V.
Typical sample and hold circuit with clipping, DPAD diodes
reduce offset voltages fed capacitively from the FET switch
gate.
DPAD10
D
1
D
4
+
1
-15V
+15V
_
D
2
D
3
I < 1 pA
+V
-V
DPAD1
V
OUT
C
CONTROL SIGNAL
e
in
+
DPAD1
J110
J210
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DR024 | DIGITAL FREQUENCY DISCRIMINATORS |
| DS1003 | 4-Tap Silicon Delay Line for RISC Applications |
| DS1003-16 | 4-Tap Silicon Delay Line for RISC Applications |
| DS1003-20 | 4-Tap Silicon Delay Line for RISC Applications |
| DS1003-25 | 4-Tap Silicon Delay Line for RISC Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DPAD2_TO-72 | 制造商:MICROSS 制造商全稱:MICROSS 功能描述:a low leakage Monolithic Dual Pico-Amp Diode |
| DPAD20 | 制造商:LINEAR 制造商全稱:LINEAR 功能描述:MONOLITHIC DUAL PICO AMPERE DIODES |
| DPAD20_TO-72 | 制造商:MICROSS 制造商全稱:MICROSS 功能描述:a low leakage Monolithic Dual Pico-Amp Diode |
| DPA-D24C2-33P | 制造商:ITT Interconnect Solutions 功能描述:DPA-D24C2-33P - Bulk |
| DPA-D24C2-33S | 制造商:ITT Interconnect Solutions 功能描述:DPA-D24C2-33S - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。