- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378576 > DM74LS503N (FAIRCHILD SEMICONDUCTOR CORP) 8-Bit Successive Approximation Register (with Expansion Control) PDF資料下載
參數(shù)資料
| 型號： | DM74LS503N |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | 8-Bit Successive Approximation Register (with Expansion Control) |
| 中文描述： | LS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-16 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大小： | 45K |
| 代理商： | DM74LS503N |
2000 Fairchild Semiconductor Corporation
DS010190
www.fairchildsemi.com
March 1989
Revised March 2000
D
DM74LS503
8-Bit Successive Approximation Register
(with Expansion Control)
General Description
The DM74LS503 register has an active LOW Enable (E)
input that is used in cascading two or more packages for
longer word lengths. A HIGH signal on E, after a START
operation, forces Q7 HIGH and prevents the device from
accepting serial data. With the E input of an DM74LS503
connected to the CC output of a preceding (more signifi-
cant) device, the DM74LS503 will be inhibited until the pre-
ceding device is filled, causing its CC output to go LOW.
This LOW signal then enables the DM74LS503 to accept
the serial data on subsequent clocks.
Features
I
Performs serial-to-parallel conversion
I
Expansion control for longer words
I
Storage and control for successive approximation A to D
conversion
I
Low power Schottky version of 2503
Ordering Code:
Connection Diagram
Logic Symbol
V
CC
=
Pin 16
GND
=
Pin 8
Pin Descriptions
Order Number
DM74LS503N
Package Number
N16E
Package Description
16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Pin Names
Description
D
S
CP
E
CC
Q0–Q7
Q7
Serial Data Input
Start Input (Active LOW)
Clock Pulse Input (Active Rising Edge)
Conversion Enable Input (Active LOW)
Conversion Complete Output (Active LOW)
Parallel Register Outputs
Complement of Q7 Output
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74LS51 | Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate |
| DM74LS51M | Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate |
| DM74LS51N | Dual 2-Wide 2-Input, 2-Wide 3-Input AND-OR-INVERT Gate |
| DM74LS51MX | 2/2-input and 3/3-input AND-NOR Gate |
| DM74LS90 | Decade and Binary Counters |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74LS51 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74LS51M | 功能描述:邏輯門 8-Bit Succ App Reg RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74LS51MX | 功能描述:邏輯門 8-Bit Succ App Reg RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74LS51N | 功能描述:邏輯門 Dual AND-OR Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74LS533N | 功能描述:閉鎖 Octal Trans Latch RoHS:否 制造商:Micrel 電路數(shù)量:1 邏輯類型:CMOS 邏輯系列:TTL 極性:Non-Inverting 輸出線路數(shù)量:9 高電平輸出電流: 低電平輸出電流: 傳播延遲時間: 電源電壓-最大:12 V 電源電壓-最小:5 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:SOIC-16 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。