- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378575 > DM74LS126AN (FAIRCHILD SEMICONDUCTOR CORP) Quad 3-STATE Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | DM74LS126AN |
| 廠商： | FAIRCHILD SEMICONDUCTOR CORP |
| 元件分類： | 通用總線功能 |
| 英文描述： | Quad 3-STATE Buffer |
| 中文描述： | LS SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDIP14 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001, DIP-14 |
| 文件頁數(shù)： | 1/4頁 |
| 文件大?。?/td> | 48K |
| 代理商： | DM74LS126AN |
2000 Fairchild Semiconductor Corporation
DS006388
www.fairchildsemi.com
August 1986
Revised March 2000
D
DM74LS126A
Quad 3-STATE Buffer
General Description
This device contains four independent gates each of which
performs a non-inverting buffer function. The outputs have
the 3-STATE feature. When enabled, the outputs exhibit
the low impedance characteristics of a standard LS output
with additional drive capability to permit the driving of bus
lines without external resistors. When disabled, both the
output transistors are turned OFF presenting a high-imped-
ance state to the bus line. Thus the output will act neither
as a significant load nor as a driver. To minimize the possi-
bility that two outputs will attempt to take a common bus to
opposite logic levels, the disable time is shorter than the
enable time of the outputs.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Function Table
Y
=
A
H
=
HIGH Logic Level
L
=
LOW Logic Level
X
=
Either LOW or HIGH Logic Level
Hi-Z
=
3-STATE (Outputs are disabled)
Order Number
DM74LS126AM
DM74LS126AN
Package Number
M14A
N14A
Package Description
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
Inputs
Output
Y
L
H
Hi-Z
A
L
H
X
C
H
H
L
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DM74LS126AMX | 4-Bit Buffer/Driver |
| DM74LS132 | Quad 2-Input NAND Gate with Schmitt Trigger Input |
| DM74LS132M | Quad 2-Input NAND Gate with Schmitt Trigger Input |
| DM74LS132N | Quad 2-Input NAND Gate with Schmitt Trigger Input |
| DM74LS132SJ | Quad 2-Input NAND Gate with Schmitt Trigger Input |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DM74LS132 DIE | 制造商:Texas Instruments 功能描述: |
| DM74LS132 WAF | 制造商:Fairchild Semiconductor Corporation 功能描述: |
| DM74LS132J | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| DM74LS132M | 功能描述:邏輯門 Qd 2-Input NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
| DM74LS132MX | 功能描述:邏輯門 Qd 2-Input NAND Gate RoHS:否 制造商:Texas Instruments 產(chǎn)品:OR 邏輯系列:LVC 柵極數(shù)量:2 線路數(shù)量（輸入/輸出）:2 / 1 高電平輸出電流:- 16 mA 低電平輸出電流:16 mA 傳播延遲時(shí)間:3.8 ns 電源電壓-最大:5.5 V 電源電壓-最小:1.65 V 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DCU-8 封裝:Reel |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。