參數(shù)資料
型號(hào): DM2213TME-15
英文描述: Enhanced DRAM (EDRAM)
中文描述: 增強(qiáng)的DRAM(eDRAM內(nèi)存)
文件頁(yè)數(shù): 8/21頁(yè)
文件大?。?/td> 124K
代理商: DM2213TME-15
2-42
Symbol
Description
t
AC
(1)
t
ACH
t
AQX
t
ASC
t
ASR
t
C
t
C1
t
CAE
t
CH
t
CHR
t
CQV
t
CRP
t
CWL
t
DH
t
GQV
(1)
t
GQX
(2,3)
t
GQZ
(4,5)
t
HV
Column Address Access Time
Column Address Change to Output Data Invalid
Column Address Setup Time
Row Enable Cycle Time
Row Enable Cycle Time, Cache Hit (Row=LRR), Read Cycle Only
Row Address Setup Time
Column Address Latch Active Time
Column Address Latch High Time (Latch Transparent)
Column Address Latch High to Data Valid
Column Address Latch Inactive to Data Invalid
Column Address Latch Setup Time to Row Enable
/WE Low to /CAL Inactive
Data Input Hold Time
Data Input Setup Time
Output Enable Access Time
Output Enable to Output Drive Time
5
5
55
20
5
5
5
5
0
5
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
Min
Max
Units
12
5
5
15
0
5
Column Address Valid to /CAL Inactive (Write Cycle)
ns
12
t
DMH
Mask Hold Time From Row Enable (Write-Per-Bit)
1
ns
t
DMS
Mask Setup Time to Row Enable (Write-Per-Bit)
5
ns
5
5
5
65
25
5
/CAL Inactive Lead Time to /RE Inactive (Write Cycles Only)
-2
ns
-2
5
5
5
0
5
Min
Max
15
5
6
15
0
5
15
1.5
5
5
-12
-15
t
CQX
Output Turn-Off Delay From Output Disabled (/G
)
t
NRH
t
NRS
/CAL, /G, and /WE Hold Time For /RE-Only Refresh
t
MSU
/F and W/R Mode Select Setup Time
t
MH
/F and W/R Mode Select Hold Time
ns
0
5
0
5
ns
0
0
ns
5
5
5
12
5
ns
ns
ns
ns
ns
0
0
0
t
CHW
Column Address Latch High to Write Enable Low (Multiple Writes)
0
ns
0
t
DS
t
ACI
Address Valid to /CAL Inactive (QLE High)
ns
12
15
t
AHQ
t
AQH
Column Address Hold From QLE High (/CAL=H)
ns
0
0
Address Valid to QLE High
ns
12
15
t
CAH
Column Address Hold Time
ns
0
0
t
CLV
Column Address Latch Low to Data Valid (QLE High)
7
ns
7
t
CQH
Column Address Latch Low to Data Invalid (QLE High)
5
ns
5
t
HZ
Hit Turn-Off From Row Enable Going High
ns
0
0
Hit Valid From Row Enable
ns
5
5
/CAL, /G, and /WE Setup Time For /RE-Only Refresh
5
t
PC
t
QCI
Column Address Latch Cycle Time
15
QLE High to /CAL Inactive
0
t
QH
QLE High Time
5
Switching Characteristics
V
CC
= 5V ± 5%, T
A
= 0 to 70°C, (Commercial) -40 to 85°C, (Industrial) C
L
= 50pf
相關(guān)PDF資料
PDF描述
DM2213TME-20 Enhanced DRAM (EDRAM)
DM2240J2-10 Enhanced DRAM (EDRAM)
DM2M32SJ6-10 Enhanced DRAM (EDRAM) Module
DM2M36SJ-10 Enhanced DRAM (EDRAM) Module
DM4M32SJ-10 Enhanced DRAM (EDRAM) Module
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DM2213TME-20 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced DRAM (EDRAM)
DM2223T-12 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced DRAM (EDRAM)
DM2223T-12I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced DRAM (EDRAM)
DM2223T-15 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced DRAM (EDRAM)
DM2223T-15I 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Enhanced DRAM (EDRAM)