- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄298987 > DDU18-8MC4 (DATA DELAY DEVICES INC) 8-TAP, ECL-INTERFACED FIXED DELAY LINE FIXED DELAY LINE PDF資料下載
參數(shù)資料
| 型號(hào)： | DDU18-8MC4 |
| 廠商： | DATA DELAY DEVICES INC |
| 元件分類(lèi)： | 延遲線 |
| 英文描述： | 8-TAP, ECL-INTERFACED FIXED DELAY LINE FIXED DELAY LINE |
| 中文描述： | ACTIVE DELAY LINE, TRUE OUTPUT, DSO24 |
| 封裝： | SMD-24 |
| 文件頁(yè)數(shù)： | 1/4頁(yè) |
| 文件大?。?/td> | 233K |
| 代理商： | DDU18-8MC4 |
DDU18
8-TAP, ECL-INTERFACED
FIXED DELAY LINE
(SERIES DDU18)
data
delay
devices, inc.
3
FEATURES
PACKAGES
1
2
3
4
5
6
7
8
9
10
11
12
24
23
22
21
20
19
18
17
16
15
14
13
GND
N/C
T1
T2
T3
GND
T4
T5
T6
T7
T8
IN
N/C
GND
VEE
N/C
GND
24
19
18
13
1
3
4
5
6
7
8
9
10
11
12
GND
T1
T2
T3
GND
T4
T5
T6
T7
T8
IN
GND
VEE
GND
Eight equally spaced outputs
Fits in 400 mil 24-pin DIP socket
Input & outputs fully 100K-ECL interfaced & buffered
DDU18-xxC4
SMD
DDU18-xxMC4
Mil SMD
DDU18-xx
DIP
DDU18-xxM Military DIP
FUNCTIONAL DESCRIPTION
The DDU18-series device is a 8-tap digitally buffered delay line. The
signal input (IN) is reproduced at the outputs (T1-T8), shifted in time by an
amount determined by the device dash number (See Table). For dash
numbers less than 16, the total delay of the line is measured from T1 to
T8. The nominal tap-to-tap delay increment is given by one-seventh of the
total delay, and the inherent delay from IN to T1 is nominally 2.0ns. For dash numbers greater than or
equal to 16, the total delay of the line is measured from IN to T8. The nominal tap-to-tap delay increment is
given by one-eighth of this number.
PIN DESCRIPTIONS
IN
Signal Input
T1-T8 Tap Outputs
VEE
-5 Volts
GND
Ground
DASH NUMBER SPECIFICATIONS
Part
Number
Total
Delay (ns)
Delay Per
Tap (ns)
DDU18-4
3.5
± 1.0 *
0.5
± 0.3
DDU18-8
7.0
± 1.0 *
1.0
± 0.4
DDU18-12
10.5
± 1.0 *
1.5
± 0.4
DDU18-16
16
± 1.0
2.0
± 0.5
DDU18-20
20
± 1.0
2.5
± 1.0
DDU18-24
24
± 1.2
3.0
± 1.5
DDU18-32
32
± 1.6
4.0
± 2.0
DDU18-40
40
± 2.0
5.0
± 2.0
DDU18-48
48
± 2.4
6.0
± 2.0
DDU18-56
56
± 2.8
7.0
± 2.0
DDU18-64
64
± 3.2
8.0
± 2.0
DDU18-72
72
± 3.6
9.0
± 2.0
DDU18-80
80
± 4.0
10.0
± 2.5
DDU18-100
100
± 5.0
12.5
± 2.5
DDU18-120
120
± 6.0
15.0
± 3.0
DDU18-160
160
± 8.0
20.0
± 4.0
DDU18-200
200
± 10.0
25.0
± 5.0
* Total delay is referenced to first tap output
Input to first tap = 2.0ns
± 1ns
NOTE: Any dash number between 4 and 200
not shown is also available.
SERIES SPECIFICATIONS
Minimum input pulse width: 40% of total delay
Output rise time: 2ns typical
Supply voltage:
-5VDC
± 5%
Power dissipation: 500mw typical (no load)
Operating temperature: 0
° to 85° C
Temp. coefficient of total delay: 100 PPM/
°C
1/7
VCC
GND
IN
T1
T2
T3
T4
Functional diagram for dash numbers < 16
2.0ns
1/7
T5
T6
T7
T8
1/8
VCC
GND
IN
T1
T2
T3
T4
Functional diagram for dash numbers >= 16
1/8
T5
T6
T7
T8
1/8
2004 Data Delay Devices
Doc #97041
DATA DELAY DEVICES, INC.
1
5/5/04
3 Mt. Prospect Ave. Clifton, NJ 07013
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DDU222C-100M | 5-TAP, HCMOS-INTERFACED FIXED DELAY LINE (SERIES DDU222C) |
| DDW1046 | DC-DC REG PWR SUPPLY MODULE |
| DDW1021 | DC-DC REG PWR SUPPLY MODULE |
| DDW1024 | DC-DC REG PWR SUPPLY MODULE |
| DDW1043 | DC-DC REG PWR SUPPLY MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DDU-222-10 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
| DDU-222-100 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
| DDU-222-12 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
| DDU-222-125 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
| DDU-222-150 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Tapped Delay Line |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。