ISET Extremes (Master Oscillator " />
參數(shù)資料
型號： DC1562A-J
廠商： Linear Technology
文件頁數(shù)： 10/26頁
文件大?。?/td> 0K
描述： BOARD EVAL LTC6993-4
設(shè)計資源： DC1562A Design Files
DC1562A Schematic
特色產(chǎn)品： TimerBlox?
標準包裝： 1
系列： TimerBlox®
主要目的： 定時，單穩(wěn)多諧振蕩器
嵌入式： 否
已用 IC / 零件： LTC6993-4
主要屬性： 下降沿觸發(fā)器，可再觸發(fā)
次要屬性： 2.25 V ~ 5.5 V 電源
已供物品： 板
LTC6993-1/LTC6993-2
LTC6993-3/LTC6993-4
18
69931234fb
ISET Extremes (Master Oscillator Frequency Extremes)
When operating with ISET outside of the recommended
1.25A to 20A range, the master oscillator operates
outside of the 62.5kHz to 1MHz range in which it is most
accurate.
The oscillator will still function with reduced accuracy for
ISET < 1.25A. At approximately 500nA, the oscillator will
stop. Under this condition, the output pulse can still be
initiated, but will not terminate until ISET increases and
the master oscillator starts again.
At the other extreme, it is not recommended to operate
the master oscillator beyond 2MHz because the accuracy
of the DIV pin ADC will suffer.
Settling Time
Following a 2
× or 0.5× step change in ISET, the output
pulse width takes approximately six master clock cycles
(6 tMASTER) to settle to within 1% of the final value. An
exampleisshowninFigure10,usingthecircuitinFigure 8.
Coupling Error
The current sourced by the SET pin is used to bias the
internal master oscillator. The LTC6993 responds to
changesinISETalmostimmediately,whichprovidesexcel-
lent settling time. However, this fast response also makes
the SET pin sensitive to coupling from digital signals, such
as the TRIG input.
Even an excellent layout will allow some coupling between
TRIG and SET. Additional error is included in the speci-
fied accuracy for NDIV = 1 to account for this. Figure 11
shows that ÷1 supply variation is dependent on coupling
from rising or falling trigger inputs and, to a lesser extent,
output polarity.
A very poor layout can actually degrade performance
further. The PCB layout should avoid routing SET next to
TRIG (or any other fast-edge, wide-swing signal).
APPLICATIONS INFORMATION
Figure 10. Typical Settling Time
VCTRL
2V/DIV
TRIG
5V/DIV
OUT
5V/DIV
PULSE WIDTH
2s/DIV
LTC6993-1
V+ = 3.3V
DIVCODE = 0
RSET = 200k
RMOD = 464k
tOUT = 3s AND 6s
20s/DIV
69931234 F10
SUPPLY (V)
2
–1.0
DRIFT
(%)
–0.8
–0.4
–0.2
0
1.0
0.4
3
4
69931234 F11
–0.6
0.6
0.8
0.2
5
6
RSET = 50k
NDIV = 1
LTC6993-1
POL = 0
LTC6993-1
POL = 1
LTC6993-3
POL = 1
LTC6993-3
POL = 0
Figure 11. tOUT Drift vs Supply Voltage
相關(guān)PDF資料
PDF描述
H3DWH-4018G IDC CABLE - HKR40H/AE40G/HPL40H
MEC1-120-02-F-D-EM2 CONN EDGE CARD DL 40POS SMD
ILC0603ERR15K INDUCTOR CER 150NH 0603
RBC08DRYS-S734 CONN EDGECARD 16POS DIP .100 SLD
ECM31DCTD-S288 CONN EDGECARD 62POS .156 EXTEND
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DC1562A-K 功能描述:BOARD EVAL LTC6994-1 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
DC1562A-L 功能描述:BOARD EVAL LTC6994-2 RoHS:是 類別:編程器，開發(fā)系統(tǒng) >> 評估演示板和套件 系列:TimerBlox® 標準包裝:1 系列:- 主要目的:電信，線路接口單元（LIU） 嵌入式:- 已用 IC / 零件:IDT82V2081 主要屬性:T1/J1/E1 LIU 次要屬性:- 已供物品:板，電源，線纜，CD 其它名稱:82EBV2081
DC1562B-B 制造商:Linear Technology 功能描述:LTC6991 DEMO BOARD 1Hz (1s) Fixed Frequenc
DC1562B-C 制造商:Linear Technology 功能描述:LTC6992-1 DEMO BOARD 10kHz, 0 100% Duty Cycle
DC1562B-E 制造商:Linear Technology 功能描述:BOARD EVAL LTC6992-3 制造商:Linear Technology 功能描述:DEMO BOARD LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED 制造商:Linear Technology 功能描述:DEMO BOARD, LTC6992-3 VOLTAGE CONTROLLED OSC, Silicon Manufacturer:Linear Technology, Silicon Core Number:LTC6992-3, Kit Application Type:Clock & Timing, Application Sub Type:Voltage Controlled Oscillator
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*