參數(shù)資料
型號: DC1369A-H
廠商: Linear Technology
文件頁數(shù): 16/34頁
文件大?。?/td> 0K
描述: BOARD DEMO 105MSPS LTC2260-12
軟件下載: QuikEval II System
設計資源: DC1369A Design Files
標準包裝: 1
系列: *
相關產(chǎn)品: DC890B-ND - BOARD USB DATA COLLECTION
LTC2261-12
LTC2260-12/LTC2259-12
23
226112fc
For more information www.linear.com/LTC2261-12
Overflow Bit
The overflow output bit (OF) outputs a logic high when
the analog input is either overranged or underranged. The
overflow bit has the same pipeline latency as the data bits.
Phase Shifting the Output Clock
In full-rate CMOS mode the data output bits normally
change at the same time as the falling edge of CLKOUT+,
so the rising edge of CLKOUT+ can be used to latch the
output data. In double-data rate CMOS and LVDS modes
the data output bits normally change at the same time as
the falling and rising edges of CLKOUT+. To allow adequate
setup-and-hold time when latching the data, the CLKOUT+
signal may need to be phase shifted relative to the data
output bits. Most FPGAs have this feature; this is generally
the best place to adjust the timing.
TheLTC2261-12/LTC2260-12/LTC2259-12canalsophase
shift the CLKOUT+/CLKOUTsignals by serially program-
ming mode control register A2. The output clock can be
shifted by 0°, 45°, 90° or 135°. To use the phase shifting
feature the clock duty cycle stabilizer must be turned
on. Another control register bit can invert the polarity of
CLKOUT+ and CLKOUT, independently of the phase shift.
Thecombinationofthesetwofeaturesenablesphaseshifts
of 45° up to 315° (Figure 14).
DATA FORMAT
Table 1 shows the relationship between the analog input
voltage, the digital data output bits and the overflow bit.
By default the output data format is offset binary. The 2’s
complement format can be selected by serially program-
ming mode control register A4.
Table 1. Output Codes vs Input Voltage
AIN+ – AIN–
(2V RANGE)
OF
D11-D0
(OFFSET BINARY)
D11-D0
(2’s COMPLEMENT)
>+1.000000V
+0.999512V
+0.999024V
1
0
1111 1111 1111
1111 1111 1110
0111 1111 1111
0111 1111 1110
+0.000488V
0.000000V
–0.000488V
–0.000976V
0
1000 0000 0001
1000 0000 0000
0111 1111 1111
0111 1111 1110
0000 0000 0001
0000 0000 0000
1111 1111 1111
1111 1111 1110
–0.999512V
–1.000000V
≤–1.000000V
0
1
0000 0000 0001
0000 0000 0000
1000 0000 0001
1000 0000 0000
applicaTions inForMaTion
CLKOUT+
D0-D11, OF
PHASE
SHIFT
45°
90°
135°
180°
225°
270°
315°
CLKINV
0
1
CLKPHASE1
MODE CONTROL BITS
0
1
0
1
CLKPHASE0
0
1
0
1
0
1
0
1
226112 F14
ENC+
Figure 14. Phase Shifting CLKOUT
相關PDF資料
PDF描述
CM381 LAMP T1-3/4 FLANGE BASE .2A
A0213Y 30MM IND CTRL PB OPERATOR
CM380 LAMP T1-3/4 FLANGE BASE .04A
194- LAMP T3-1/4 WEDGE BASE
7220 LAMP INCAND T-1 STD WIRE TERM
相關代理商/技術參數(shù)
參數(shù)描述
DC1369A-I 功能描述:BOARD DEMO 80MSPS LTC2259-12 RoHS:是 類別:未定義的類別 >> 其它 系列:* 標準包裝:1 系列:* 其它名稱:MS305720A
DC1369A-J 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2258-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-K 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2257-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-L 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:12BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2256-12; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide
DC1369A-M 制造商:Linear Technology 功能描述:BOARD DEMO 150MSPS LTC2262-14 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075 制造商:Linear Technology 功能描述:14BIT ADC Eval Brd, Rq. DC1371 & DC1075; Silicon Manufacturer:Linear Technology; Silicon Core Number:LTC2262-14; Kit Application Type:Data Converter; Application Sub Type:ADC; Kit Contents:Board, Guide