參數(shù)資料
型號: DAC8248
廠商: Analog Devices, Inc.
英文描述: Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
中文描述: 雙12位,8位字節(jié)雙緩沖的CMOS D / A轉換
文件頁數(shù): 11/16頁
文件大?。?/td> 350K
代理商: DAC8248
DAC8248
–11–
REV. B
AUT OMAT IC DAT A T RANSFE R MODE
Data may be transferred automatically from the input register to
the DAC register. T he first cycle loads the first data byte into
the input register; the second cycle loads the second data byte
and simultaneously transfers the full 12-bit data word to the
DAC register. It takes four cycles to load and transfer two com-
plete digital words for both DAC’s, see Figure 4 (Four Cycle
Update T iming Diagram) and the Mode Selection T able.
ST ROBE D DAT A T RANSFE R MODE
Strobed data transfer allows the full 12-bit digital word to be
loaded into the input registers and transferred to the DAC regis-
ters at a later time. T his transfer mode requires five cycles: four
to load two new data words into both DACs, and the fifth to
transfer all data into the DAC registers. See Figure 5 (Five Cycle
Update T iming Diagram) and the Mode Selection T able.
Strobed data transfer separating data loading and transfer op-
erations serves two functions: the DAC output updating may be
more precisely controlled, and multiple DACs in a multiple
DAC system can be updated simultaneously.
RE SE T
T he DAC8248 comes with a
RESET
pin that is useful in system
calibration cycles and/or during system power-up. All registers
are reset to zero when
RESET
is low, and latched at zero on the
rising edge of the
RESET
signal when
WRITE
is high.
INT E RFACE CONT ROL LOGIC
T he DAC8248’s control logic is shown in Figure 6. T his cir-
cuitry interfaces with the system bus and controls the DAC
functions.
Figure 6. Input Control Logic
MODE SE LE CT ION T ABLE
DIGIT AL INPUT S
RE GIST E R ST AT US
DAC A
DAC
MSB
Register
DAC B
Input Register
LSB
Input Register
LSB
DAC
Register
DAC A
/B
WR
LSB
/MSB
RESET
LDAC
MSB
L
L
L
L
H
H
H
H
X
X
X
X
L
L
L
L
L
L
L
L
H
H
X
H
L
L
H
H
L
L
H
H
X
X
X
X
H
H
H
H
H
H
H
H
H
H
L
g
H
L
H
L
H
L
H
L
H
L
X
X
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
ALL REGIST ERS ARE RESET T O ZEROS
ZEROS ARE LAT CHED IN ALL REGIST ERS
LAT
LAT
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
LAT
LAT
LAT
WR
WR
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
LAT
WR
WR
LAT
LAT
LAT
WR
LAT
WR
LAT
WR
LAT
WR
LAT
WR
L = Low, H = High, X = Don’t Care, WR = Registers Being Loaded, LAT = Registers Latched.
相關PDF資料
PDF描述
DAC8248AW Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248EW Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248FP Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248FW Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248HP Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
相關代理商/技術參數(shù)
參數(shù)描述
DAC8248AW 制造商:AD 制造商全稱:Analog Devices 功能描述:Dual 12-Bit 8-Bit Byte Double-Buffered CMOS D/A Converter
DAC8248AW/883C 制造商:Analog Devices 功能描述:DAC 2-CH R-2R 12-bit 24-Pin CDIP Tube
DAC8248EW 制造商:Rochester Electronics LLC 功能描述:- Bulk
DAC8248FP 功能描述:IC DAC 12BIT DUAL BUFFERD 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
DAC8248FPZ 功能描述:IC DAC 12BIT DUAL BUFFERD 24DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:50 系列:- 設置時間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應商設備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁面:1398 (CN2011-ZH PDF)