參數(shù)資料
型號(hào): DAC1331X
英文描述: DAC1331X 10BIT 40MSPS DAC|Data Sheet
中文描述: DAC1331X 10位40MSPS援會(huì)|數(shù)據(jù)資料
文件頁數(shù): 15/15頁
文件大?。?/td> 228K
代理商: DAC1331X
SEC ASIC
DAC1350X
10BIT 75MSPS Quad DAC
ANALOG
TIMING DIAGRAM
NOTES
1. The Behavioral Modeling is provided by Verilog
2. Output delay(Td) measured from the 50% point of the rising edge of CLK to the full scale trasition
3. Settling time(Tset) measured from the 50% point of full scale transition to the output remaining
within ±1LSB iteration.
4. Output rising(Tr)/falling(Tf) time measured between the 10% and 90% points of full scale transition.
5. Any power_down doesn't need clock signal.
6. PDDAC#
makes the channel down respectively when it is high.
7. PDDAC#
have absolutely no relations among them.
8. BGPD makes all of the blocks disable regardless of PDDAC#.
9. The minimum Pulse Width Low of BGPD should be longer than 500us.
10. The minimum Pulse Width Low of PDDAC# should be longer than 50us.
11. The minimum Pulse Width Low of BGPD and PDDAC# should be longer than 20ns.
9 / 15
Analog
Output
CLK
Digital
Input
D (1)
t
d
DI (2)
DI (3)
DI (4)
1/2 CLK PIPELINE DELAY
DI (5)
AO (1)
AO (2)
AO (3)
TselL TSPWL
Tdet_val
DLDSEL[1:0]
PRE
DETECT
DAC0
DAC0's load detect
DATA#[9:0]
IOUT(voltage measure)
PDDAC#
data#(1111111111)
Tpn
Tpf
0V
Vout(pp)
Analog output Delay
Load detection timing
Power Down timing
相關(guān)PDF資料
PDF描述
DAIDL100 Logic IC
DAIDL100G Logic IC
DAIDL100J Logic IC
DAIDL105 Logic IC
DAIDL125J Logic IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DAC1350X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1350X 10BIT 75MSPS Quad-DAC|Data Sheet
DAC1353X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1353X 1.2V 8BIT 2MSPS DAC|Data Sheet
DAC1391X 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DAC1391X 2.5V 12BIT 80MSPS DAC|Data Sheet
DAC1401D125 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Dual 14-bit DAC, up to 125 Msps
DAC1401D125/DB 功能描述:數(shù)據(jù)轉(zhuǎn)換 IC 開發(fā)工具 DAC DEMOBOARD RoHS:否 制造商:Texas Instruments 產(chǎn)品:Demonstration Kits 類型:ADC 工具用于評(píng)估:ADS130E08 接口類型:SPI 工作電源電壓:- 6 V to + 6 V