- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄382923 > DAC1201D125HL (NXP Semiconductors N.V.) Dual 12-bit DAC, up to 125 Msps PDF資料下載
參數(shù)資料
| 型號： | DAC1201D125HL |
| 廠商： | NXP Semiconductors N.V. |
| 元件分類： | 外設及接口 |
| 英文描述： | Dual 12-bit DAC, up to 125 Msps |
| 封裝： | DAC1201D125HL/C1<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313-2.html<1<Always Pb-free,;DAC1201D125HL/C1<SOT313-2 (LQFP48)|<<http://www.nxp.com/packages/SOT313-2 |
| 文件頁數(shù)： | 17/26頁 |
| 文件大小： | 274K |
| 代理商： | DAC1201D125HL |
DAC1201D125_1
NXP B.V. 2008. All rights reserved.
Product data sheet
Rev. 01 — 27 November 2008
17 of 26
NXP Semiconductors
DAC1201D125
Dual 12-bit DAC, up to 125 Msps
10.3 Timing
The DAC1201D125 can operate at an update rate up to 125 Msps. This generates an
input data rate of 125 MHz in Dual-port mode and 250 MHz in Interleaved mode. The
timing of the DAC1201D125 is shown in
Figure 18
.
The typical performances are measured at 50 % duty cycle but any timing within the limits
of the characteristics will not alter the performance.
A configuration resulting in the same timing for the signals WRTA/WRTB and
CLKA/CLKB, can be achieved either by synchronizing them or by connecting them
together.
The rising edge of the CLKA/CLKB signal can also be placed in a range from half a
period in front of the rising edge of the WRTA/WRTB signal to half a period minus 1 ns
after the rising edge of the WRTA/WRTB signal.
A typical set-up time of 0 ns and a hold time of 0.6 ns enables the DAC1201D125 to be
easily integrated into any application.
10.4 DAC transfer function
The full-scale output current for each DAC is the sum of the two complementary current
outputs:
(1)
The output current depends on the digital input data:
DATA
4096
Fig 18. Timing of the DAC1201D125
001aaj117
t
su(i)
t
w(WRT)
DA11 to DA0/
DB11 to DB0
WRTA/
WRTB
CLKA/
CLKB
IOUTAP, IOUTAN/
IOUTBP, IOUTBN
t
d(clk)
t
w(CLK)
10 %
90 %
t
d
t
t
t
s
t
h(i)
I
O fs
)
I
IOUTP
I
IOUTN
+
=
I
IOUTP
I
O fs
)
---------------
×
=
I
IOUTN
I
O fs
)
4095
--------------------------------------
DATA
4096
(
)
×
=
相關PDF資料 |
PDF描述 |
|---|---|
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1203D160HW | Dual 12 bits DAC, up to 160 MHz, 2 x interpolation |
| DAC1205D650HW | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
| DAC1205D650HW | Dual 12-bit DAC, up to 650 Msps; 2x 4x and 8x interpolating |
| DAC1205D650 | |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DAC1201D125HL/C1'1 | 制造商:Integrated Device Technology Inc 功能描述:IC DAC 12BIT 125MSPS DL 48LQFP |
| DAC1201D125HL/C1,1 | 功能描述:數(shù)模轉換器- DAC DAC 2-CH Segment 12-Bit RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| DAC1201D125HL/C1,118 | 制造商:NXP Semiconductors 功能描述: |
| DAC1201D125HL/C1’1 | 功能描述:數(shù)模轉換器- DAC IC DAC 12BIT 125MSPS RoHS:否 制造商:Texas Instruments 轉換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。