- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄353073 > DAC10GS (PRECISION MONOLITHICS INC) 10-Bit High Speed Multiplying D/A Converter Universal Digital Logic Interface PDF資料下載
參數(shù)資料
| 型號(hào)： | DAC10GS |
| 廠商： | PRECISION MONOLITHICS INC |
| 元件分類： | DAC |
| 英文描述： | 10-Bit High Speed Multiplying D/A Converter Universal Digital Logic Interface |
| 中文描述： | 10-BIT DAC, PDSO18 |
| 文件頁(yè)數(shù)： | 3/14頁(yè) |
| 文件大?。?/td> | 262K |
| 代理商： | DAC10GS |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)
Digital Interface (Continued)
Table III lists the instruction set for the READ mode By the
appropriate setting of the global (G) and address (A1 and
A0) bits one can select a specific DAC to be read or one
can read all the DACs in succession starting with DAC 1
The RF bit determines whether the data changes on the
rising or the falling edge of the system clock With the RF
bit high DO goes out of TRI-STATE on the rising edge that
occurs 1
clock cycles after the end of the instruction byte
the data will continue to be sequentially clocked out by the
following rising clock edges With the RF bit low DO goes
out of TRI-STATE on the falling edge that occurs 1 clock
cycle after the end of the instruction byte the data will con-
tinue to be sequentially clocked by the next falling clock
edges The rising edge of CS returns DO to TRI-STATE
Read back with the RF bit set high is not MICROWIRE
compatible One can choose to read the data back MSB
first or LSB first by setting the ML bit (See
Figures 3 and
4 )
TABLE III READ MODE Instruction Set
SB
RDWR
G
RF
ML
A1
A0
Description
Bit
1
Bit
2
Bit
3
Bit
4
Bit
5
Bit
6
Bit
7
1
0
Read DAC 1 LSB first data changes on the falling edge
1
0
1
Read DAC 2 LSB first data changes on the falling edge
1
0
1
0
Read DAC 3 LSB first data changes on the falling edge
1
0
1
Read DAC 4 LSB first data changes on the falling edge
1
0
1
0
Read DAC 1 MSB first data changes on the falling edge
1
0
1
0
1
Read DAC 2 MSB first data changes on the falling edge
1
0
1
0
Read DAC 3 MSB first data changes on the falling edge
1
0
1
Read DAC 4 MSB first data changes on the falling edge
1
0
1
0
Read DAC 1 LSB first data changes on the rising edge
1
0
1
0
1
Read DAC 2 LSB first data changes on the rising edge
1
0
1
0
1
0
Read DAC 3 LSB first data changes on the rising edge
1
0
1
0
1
Read DAC 4 LSB first data changes on the rising edge
1
0
1
0
Read DAC 1 MSB first data changes on the rising edge
1
0
1
0
1
Read DAC 2 MSB first data changes on the rising edge
1
0
1
0
Read DAC 3 MSB first data changes on the rising edge
1
0
1
Read DAC 4 MSB first data changes on the rising edge
1
0
1
0
Read all DACs LSB first data changes on the falling edge
1
0
1
0
Read all DACs MSB first data changes on the falling edge
1
0
1
0
Read all DACs LSB first data changes on the rising edge
1
0
Read all DACs MSB first data changes on the rising edge
Power Fail Function
The DAC1054 powers up with the INT pin in a Low state To
force this output high and reset this flag the CS pin will have
to be brought low When this is done the INT output will be
pulled high again via an external 10 kX pull-up resistor Any-
time a power failure occurs on the DVCC line the INT will be
set low when power is reapplied This feature may be used
by the microprocessor to discard data whose integrity is in
question
Power Supplies
The DAC1054 is designed to operate from a a5V (nominal)
supply There are two supply lines AVCC and DVCC These
pins allow separate external bypass capacitors for the ana-
log and digital portions of the circuit To guarantee accurate
conversions the two supply lines should each be bypassed
with a 01 mF ceramic capacitor in parallel with a 10 mF
tantalum capacitor
11
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DAC10 | 10-Bit High Speed Multiplying D/A Converter Universal Digital Logic Interface |
| DAC08EQ | 8-Bit, High Speed, Multiplying D/A Converter (Universal Digital Logic Interface) |
| DAC08ES | 8-Bit, High-Speed, Multiplying D/A Converter (Universal Digital Logic Interface) |
| DAC08GBC | 8-Bit, High-Speed, Multiplying D/A Converter (Universal Digital Logic Interface) |
| DAC08HP | 8-Bit, High-Speed, Multiplying D/A Converter (Universal Digital Logic Interface) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DAC10GS-REEL | 制造商:Analog Devices 功能描述: |
| DAC10GSZ | 功能描述:IC DAC 10BIT MULT HS 18SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 設(shè)置時(shí)間:4.5µs 位數(shù):12 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOICN 包裝:剪切帶 (CT) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:* 其它名稱:MCP4921T-E/SNCTMCP4921T-E/SNRCTMCP4921T-E/SNRCT-ND |
| DAC10GSZ-REEL | 功能描述:IC DAC 10BIT MULT HS 18SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時(shí)間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| DAC10GX | 制造商:Rochester Electronics LLC 功能描述:10-BIT CURRENT-OUT DAC - Bulk |
| DAC10NBC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:10-Bit Digital-to-Analog Converter |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。