- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376537 > D640H70VI (Spansion Inc.) 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | D640H70VI |
| 廠商： | Spansion Inc. |
| 英文描述： | 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| 中文描述： | 64兆位（8米× 8位/ 4米x 16位），3.0伏的CMOS只，同步讀/寫閃存 |
| 文件頁(yè)數(shù)： | 10/54頁(yè) |
| 文件大?。?/td> | 850K |
| 代理商： | D640H70VI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)當(dāng)前第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)
8
Am29DL640H
June 7, 2005
DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Table 1 lists the device bus operations, the in-
puts and control levels they require, and the resulting
output. The following subsections describe each of
these operations in further detail.
Table 1.
Am29DL640H Device Bus Operations
Legend:
L = Logic Low = V
IL
, H = Logic High = V
IH
, V
ID
= 11.5–12.5 V, V
HH
= 9.0 ± 0.5 V, X = Don’t Care, SA = Sector Address,
A
IN
= Address In, D
IN
= Data In, D
OUT
= Data Out
Notes:
1. Addresses are A21:A0 in word mode (BYTE# = V
IH
), A21:A-1 in byte mode (BYTE# = V
IL
).
2. The sector protect and sector unprotect functions may also be implemented via programming equipment. See the “Sector/Sector
Block Protection and Unprotection” section.
3. If WP#/ACC = V
IL
, sectors 0, 1, 140, and 141 remain protected. If WP#/ACC = V
IH
, protection on sectors 0, 1, 140, and 141
depends on whether they were last protected or unprotected using the method described in “Sector/Sector Block Protection
and Unprotection”. If WP#/ACC = V
HH
, all sectors will be unprotected.
Word/Byte Configuration
The BYTE# pin controls whether the device data I/O
pins operate in the byte or word configuration. If the
BYTE# pin is set at logic ‘1’, the device is in word con-
figuration, DQ15–DQ0 are active and controlled by
CE# and OE#.
If the BYTE# pin is set at logic ‘0’, the device is in byte
configuration, and only data I/O pins DQ7–DQ0 are
active and controlled by CE# and OE#. The data I/O
pins DQ14–DQ8 are tri-stated, and the DQ15 pin is
used as an input for the LSB (A-1) address function.
Requirements for Reading Array Data
To read array data from the outputs, the system must
drive the CE# and OE# pins to V
IL
. CE# is the power
control and selects the device. OE# is the output con-
trol and gates array data to the output pins. WE#
should remain at V
IH
. The BYTE# pin determines
whether the device outputs array data in words or
bytes.
The internal state machine is set for reading array data
upon device power-up, or after a hardware reset. This
ensures that no spurious alteration of the memory
content occurs during the power transition. No com-
mand is necessary in this mode to obtain array data.
Standard microprocessor read cycles that assert valid
Operation
CE#
OE#
WE#
RESET#
WP#/ACC
Addresses
(Note 2)
DQ15–DQ8
DQ7–
DQ0
BYTE#
= V
IH
BYTE#
= V
IL
Read
L
L
H
H
L/H
A
IN
D
OUT
DQ14–DQ8 =
High-Z, DQ15 = A-1
D
OUT
Write
L
H
L
H
(Note 3)
A
IN
D
IN
D
IN
Standby
V
±
0.3 V
X
X
V
±
0.3 V
L/H
X
High-Z
High-Z
High-Z
Output Disable
L
H
H
H
L/H
X
High-Z
High-Z
High-Z
Reset
X
X
X
L
L/H
X
High-Z
High-Z
High-Z
Sector Protect (Note 2)
L
H
L
V
ID
L/H
SA, A6 = L,
A1 = H, A0 = L
X
X
D
IN
Sector Unprotect (Note 2)
L
H
L
V
ID
(Note 3)
SA, A6 = H,
A1 = H, A0 = L
X
X
D
IN
Temporary Sector
Unprotect
X
X
X
V
ID
(Note 3)
A
IN
D
IN
High-Z
D
IN
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| D640H90VI | 64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| D6455A-11 | Telecommunication IC |
| D6455B-11 | Telecommunication IC |
| D6471A-11 | Telecomm/Datacomm |
| D6471B-11 | Telecomm/Datacomm |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| D640H90VI | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:64 Megabit (8 M x 8-Bit/4 M x 16-Bit) CMOS 3.0 Volt-only, Simultaneous Read/Write Flash Memory |
| D64130-000 | 功能描述:熱收縮管和套管 NT-MIL-1-0-SP RoHS:否 制造商:3M Electronic Specialty 類型:Tubing 材料:Polyolefin, Flexible 顏色:Clear 最低收縮溫度:+ 100 C 恢復(fù)直徑: 長(zhǎng)度:100 ft 內(nèi)徑:1.5 in 收縮率:2:1 |
| D6417709SBP100BV | 制造商:Renesas 功能描述:MCU 32-bit SuperH RISC ROMLess 1.7V/3.3V 240-Pin LFBGA |
| D6417709SBP133B | 功能描述:MPU 3V 16K 133MHZ 240BGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:SuperH® SH7700 標(biāo)準(zhǔn)包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C，LIN，SCI，SPI 外圍設(shè)備:LCD，LVD，POR，PWM，WDT 輸入/輸出數(shù):53 程序存儲(chǔ)器容量:32KB（32K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤 |
| D6417709SBP133BV | 功能描述:MPU 3V 16K PB-FREE 240-BGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器， 系列:SuperH® SH7700 標(biāo)準(zhǔn)包裝:160 系列:S08 核心處理器:S08 芯體尺寸:8-位 速度:40MHz 連通性:I²C，LIN，SCI，SPI 外圍設(shè)備:LCD，LVD，POR，PWM，WDT 輸入/輸出數(shù):53 程序存儲(chǔ)器容量:32KB（32K x 8） 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:1.9K x 8 電壓 - 電源 (Vcc/Vdd):2.7 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 12x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 105°C 封裝/外殼:64-LQFP 包裝:托盤 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。