
CYWUSB6935
Document #: 38-16008 Rev. *C
Page 8 of 33
Addr: 0x00
REG_ID
Default: 0x07
7
6
5
4
3
2
1
0
Silicon ID
Product ID
Figure 7-1. Revision ID Register
Bit
Name
Description
7:4
Silicon ID
These are the Silicon ID revision bits. 0000 = Rev A, 0001 = Rev B, etc. These bits are read-only.
3:0
Product ID
These are the Product ID revision bits. Fixed at value 0111. These bits are read-only.
Addr: 0x03
REG_CONTROL
Default: 0x00
7
6
5
4
3
2
1
0
RX
Enable
TX
Enable
PN Code
Select
Bypass Internal
Syn Lock Signal
Auto Internal PA
Disable
Internal PA
Enable
Reserved
Reserved
Figure 7-2. Control
Bit
Name
Description
7
RX Enable
The Receive Enable bit is used to place the IC in receive mode.
1 = Receive Enabled
0 = Receive Disabled
6
TX Enable
The Transmit Enable bit is used to place the IC in transmit mode.
1 = Transmit Enabled
0 = Transmit Disabled
5
PN Code Select The Pseudo-Noise Code Select bit selects between the upper or lower half of the 64 chips/bit PN code.
1 = 32 Most Significant Bits of PN code are used
0 = 32 Least Significant Bits of PN code are used
This bit applies only when the Code Width bit is set to 32 chips/bit PN codes (Reg 0x04, bit 2=1).
4
Bypass Internal
Syn Lock Signal
This bit controls whether the state machine waits for the internal Syn Lock Signal before waiting for the amount of
time specified in the Syn Lock Count register (Reg 0x38), in units of 2
μ
s. If the internal Syn Lock Signal is used
then set Syn Lock Count to 25 to provide additional assurance that the synthesizer has settled.
1 = Bypass the Internal Syn Lock Signal and wait the amount of time in Syn Lock Count register (Reg 0x38)
0 = Wait for the Syn Lock Signal and then wait the amount of time specified in Syn Lock Count register (Reg 0x38)
It is recommended that the application MCU sets this bit to 1 in order to guarantee a consistent settle time for the
synthesizer.
3
Auto Internal PA
Disable
The Auto Internal PA Disable bit is used to determine the method of controlling the Internal Power Amplifier. The
two options are automatic control by the baseband or by firmware through register writes. For external PA usage,
please see the description of the REG_ANALOG_CTL register (Reg 0x20).
1 = Register controlled Internal PA Enable
0 = Auto controlled Internal PA Enable
When this bit is set to 1, the enabled state of the Internal PA is directly controlled by bit Internal PA Enable (Reg
0x03, bit 2). It is recommended that this bit is set to 0, leaving
the PA control to the baseband.
The Internal PA Enable bit is used to enable or disable the Internal Power Amplifier.
1 = Internal Power Amplifier Enabled
0 = Internal Power Amplifier Disabled
This bit only applies when the Auto Internal PA Disable bit is selected (Reg 0x03, bit 3=1), otherwise this bit is don’t
care.
2
Internal PA
Enable
1
Reserved
This bit is reserved and should be written with a zero.
0
Reserved
This bit is reserved and should be written with a zero.