參數(shù)資料
型號(hào): CYW3335
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: 諧振器
英文描述: Dual Serial Input PLL with 2.5-GHz Prescalers(帶2.5-GHz 預(yù)標(biāo)定器的串聯(lián)輸入PLL)
中文描述: DUAL PRESCALER, PDSO20
封裝: 0.173 INCH, MO-153, TSSOP-20
文件頁數(shù): 3/10頁
文件大?。?/td> 158K
代理商: CYW3335
CYW3335
3
Pin Definitions
Pin Name
Pin
No.
Pin
Type
Pin Description
V
CC
1
P
Power Supply Connection for PLL1 and PLL2:
When power is removed from both
the V
CC
1 and V
CC
2 pins, all latched data is lost.
PLL1 Charge Pump Rail Voltage:
This voltage accommodates VCO circuits with
tuning voltages higher than the V
CC
of PLL1.
PLL1 Charge Pump Output:
The phase detector gain is I
P
/2
π
. Sense polarity can be
reversed by setting the FC bit in software (via the Shift Register).
Analog and Digital Ground Connection:
This pin must be grounded.
V
P
1
2
P
D
O
PLL1
3
O
GND
4
G
F
IN
1
F
IN
1#
5
I
Input to PLL1 Prescaler:
Maximum frequency 2.5 GHz.
Complementary Input to PLL1 Prescaler:
A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
Analog and Digital Ground Connection:
This pin must be grounded.
6
I
GND
7
G
OSC_IN
8
I
Oscillator Input:
This input has a V
CC
/2 threshold and CMOS logic level sensitivity.
Reference Ground Connection:
This pin must be grounded.
GND
9
G
F
O
/LD
10
O
Lock Detect Pin of PLL1 Section:
This output is HIGH when the loop is locked. It is
multiplexed to the output of the programmable counters or reference dividers in the
test program mode. (Refer to
Table 3
for configuration.)
CLOCK
11
I
Data Clock Input:
One bit of data is loaded into the Shift Register on the rising edge
of this signal.
DATA
12
I
Serial Data Input
Load Enable:
On the rising edge of this signal, the data stored in the Shift Register
is latched into the reference counter and configuration controls, PLL1 or PLL2 depend-
ing on the state of the control bits.
Analog and Digital Ground Connection:
This pin must be grounded.
LE
13
I
GND
14
G
F
IN
2#
15
I
Complementary Input to PLL2 Prescaler:
A bypass capacitor should be placed as
close as possible to this pin and must be connected directly to the ground plane.
Input to PLL2 Prescaler:
Maximum frequency 2.5 GHz.
F
IN
2
GND
16
I
17
G
Analog and Digital Ground Connections:
This pin must be grounded.
PLL2 Charge Pump Output:
The phase detector gain is I
P
/2
π
. Sense polarity can be
reversed by setting the FC bit in software (via the Shift Register).
PLL2 Charge Pump Rail Voltage:
This voltage accommodates VCO circuits with
tuning voltages higher than the V
CC
of PLL2.
Power Supply Connections for PLL1 and PLL2:
When power is removed from both
the V
CC
1 and V
CC
2 pins, all latched data is lost.
D
O
PLL2
18
O
V
P
2
19
P
V
CC
2
20
P
相關(guān)PDF資料
PDF描述
CYWM6934 WirelessUSB LS Radio Module
CYWM6935 Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:20; No. Strands x Strand Size:7 x 28; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Capacitance:56pF/ft; Conductor Material:Copper RoHS Compliant: Yes
CYWUSB6932 Sound/Security Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:18; No. Strands x Strand Size:7 x 26; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Capacitance:30pF/ft RoHS Compliant: Yes
CYWUSB6932-48LFXC Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:18; No. Strands x Strand Size:7 x 26; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Capacitance:30pF/ft; Conductor Material:Copper RoHS Compliant: Yes
CYWUSB6934 Sound/Security Multiconductor Cable; Number of Conductors:2; Conductor Size AWG:18; No. Strands x Strand Size:7 x 26; Jacket Material:Polyvinylchloride (PVC); Leaded Process Compatible:Yes; Conductor Material:Copper RoHS Compliant: Yes
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYW40S11OXC-2 制造商:Cypress Semiconductor 功能描述:TTD W 2 PLL parts
CYW4318EKFBG 功能描述:SOC WIFI WLAN 制造商:cypress semiconductor corp 系列:- 包裝:托盤 零件狀態(tài):在售 類型:TxRx + MCU 射頻系列/標(biāo)準(zhǔn):WiFi 協(xié)議:802.11a/g 調(diào)制:- 頻率:2.4GHz 數(shù)據(jù)速率(最大值):54Mbps 功率 - 輸出:6dBm 靈敏度:-76dBm 存儲(chǔ)容量:- 串行接口:SPI,UART GPIO:8 電壓 - 電源:3.3V 電流 - 接收:320mA 電流 - 傳輸:320mA 工作溫度:0°C ~ 75°C 封裝/外殼:196-LFBGA 標(biāo)準(zhǔn)包裝:168
CYW4319XKUBGT 功能描述:SOC WIFI WLAN 制造商:cypress semiconductor corp 系列:* 包裝:帶卷(TR) 零件狀態(tài):在售 封裝/外殼:138-UFBGA,WLBGA 標(biāo)準(zhǔn)包裝:2,500
CYW43228KMLG 功能描述:SOC WIFI WLAN 制造商:cypress semiconductor corp 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:168
CYW43237KMLGT 功能描述:SOC WIFI BLUETOOTH COMBO 制造商:cypress semiconductor corp 系列:* 零件狀態(tài):在售 標(biāo)準(zhǔn)包裝:168