參數(shù)資料
型號(hào): CYNSE70032
英文描述: Network Processing
中文描述: 網(wǎng)絡(luò)處理
文件頁(yè)數(shù): 97/126頁(yè)
文件大小: 3302K
代理商: CYNSE70032
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)當(dāng)前第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)
CYNSE70032
Document #: 38-02042 Rev. *E
Page 97 of 126
14.2
Figure 14-2
shows how to cascade up to four blocks. Each block except the last contains up to eight CYNSE70032 devices. The
interconnection within each has been shown in the previous subsection with the cascading of up to eight devices in a block.
Note
.
The interconnection between blocks for depth-cascading is important. For each Search, a block asserts BHO[2], BHO[1], and
BHO[0]. The BHO[2:0] signals for a block are taken only from the last device in the block. For all other devices within that block,
these signals stay open and floating. The host ASIC must program the TLSZ field to 10 in each of the devices for cascading up
to 31 devices (in up to four blocks).
Depth-Cascading up to 31 Devices (Four Blocks)
14.3
Bit[0] of each of the 68-bit entries is designated as a special bit (1 = occupied; 0 = empty). For each Learn or PIO Write to the
data array, each device asserts FULO[1] and FULO[0] if it does not have any empty locations within it (see
Figure 14-3
). Each
device combines the FULO signals from the devices above it with its own full status to generate a FULL signal, which will then
give a full status of the table up to the device asserting the FULL signal.
Figure 14-3
shows the hardware connection diagram for
generating the FULL signal that goes back to the ASIC. In a depth-cascaded block of up to eight devices, the FULL signal from
the last device should be fed back to the ASIC controller to indicate the fullness of the table. The FULL signal of the other devices
should be left open.
Note
. The Learn instruction is supported for up to eight devices, whereas FULL cascading is allowed for one
block in tables containing more than eight devices. In tables for which a Learn instruction will not be used, the bit[0] of each 68-bit
entry should always be set to 1.
Depth-Cascading for a FULL Signal
BHO[2]
Block of 8 CYNSE70032s Block 0 (devices 0–7)
BHO[1]
BHO[0]
BHI[2]
BHI[1]
BHI[0]
BHI[2]
Block of 7 CYNSE70032s Block 3 (devices 24-30)
BHO[2]
BHO[1]
BHI[1]
BHI[0]
GND
BHO[0]
BHI[2]
BHI[1]
BHI[0]
GND
BHI[2]
BHI[1]
BHI[0]
GND
Block of 8 CYNSE70032s Block 1 (devices 8–15)
BHO[2]
Block of 8 CYNSE70032s Block 2 (devices 16–23)
BHO[2]
BHO[1]
DQ[67:0]
CMD[8:0], CMDV
SRAM
BHO[1]
BHO[0]
BHO[0]
SSF, SSV
Figure 14-2. Depth-Cascading Four Blocks
相關(guān)PDF資料
PDF描述
CYNSE70128 Network Processing
CYNSE70256 Network Processing
CZET101 Clock Driver
CZEU101 Quad Peripheral Driver
CZEZ101 Triple Peripheral Driver
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYNSE70032-66BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-66BGI 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70032-83BGC 制造商:CYPRESS 制造商全稱(chēng):Cypress Semiconductor 功能描述:Network Search Engine
CYNSE70064-50BGC 制造商:Cypress Semiconductor 功能描述:
CYNSE70064-83BGC 制造商:Cypress Semiconductor 功能描述: