參數(shù)資料
型號(hào)： CYII4SM1300AA-HBC
廠商： Cypress Semiconductor Corp.
英文描述： 1.3 MPxl Rolling Shutter CMOS Image Sensor
中文描述： 1.3 MPxl卷簾門的CMOS圖像傳感器
文件頁(yè)數(shù)： 17/37頁(yè)
文件大?。?/td> 1168K
代理商： CYII4SM1300AA-HBC
IBIS4-1300
Document Number: 38-05707 Rev. *B
Page 17 of 37
Figure 11. shows the output characteristic curve in a typical
case for the imager. The offset voltage is adjusted to 2 V, which
corresponds to the low-level voltage of the ADC. Clipping is
off, and the input signal is changed between 0 and 5 V. During
offset adjustment (when calib_s is switched from 1 -> 0 or
when calib_f is on), the input signal is at 1.2 V. This level corre-
sponds to the imager dark reference output. The input signal
is transferred to the output by adding a 2V offset and multipli-
cation with the appropriate gain. The input signal of dark pixels
(at 1.2 V) corresponds with 2 V at the output. Higher input
signals are amplified. The curves for 3 typical gain settings are
shown (unity gain, setting 3, 7 & 11).
Again, as can be seen on the above figure, the applied input
signal during the output amplifier calibration (by 'CALIB_S' or
'CALIB_F') is the reference level to which the signal is
amplified. During this calibration, a stable input is required.
Setting of the VLOW_DAC & VHIGH_DAC reference voltages
Figure 12. suggested circuit for high and low references of DAC
VLOW_DAC & VHIGH_DAC are the reference voltages for the
DAC. They represent the 0000 resp. 1111 code. The internal
series resistance is about 1.3 kOhms. They can be connected
as in Figure 12., and decoupled to ground.
Analog to digital converter
The IBIS4-1300 has a 10 bit flash analog digital converter
running nominally at 10 Msamples/s. The ADC is electrically
separated from the image sensor. The input of the ADC
("IN_ADC") should be tied externally to the OUTPUT of the
output amplifier.
(*) Project partners have demonstrated 20 MHz data rate by
careful timing and by decreasing some or all of the resistors
on NBIAS* and PBIAS*.
VLOW_DAC
About 1 V
VHIGH_DAC
About 2.3 V
o
r
1
Table 6. ADC specifications
Input range
2 - 4 V
Quantization
10 Bits
Nominal data rate
10 Msamples/s (*)
DNL (linear conversion mode)
INL (linear conversion mode)
Input capacitance
< 20 pF
Power dissipation @ 10 MHz
107 mA
535 mW
Delay of digital circuitry (Td, 40 pF load)
< 50 ns after falling edge of clock
Input setup time (Ts) for a stable LSB
< 100 ns before falling edge of clock
Conversion law
Linear / Gamma-corrected
[+] Feedback
相關(guān)PDF資料
PDF描述
CYII4SM1300AA-QBC 1.3 MPxl Rolling Shutter CMOS Image Sensor
CYII4SM1300AA-QDC 1.3 MPxl Rolling Shutter CMOS Image Sensor
CYIS1SM1000AA-HHC 1M Pixel Radiation Hard CMOS Image Sensor
CYIS1SM1000AA-HQC 1M Pixel Radiation Hard CMOS Image Sensor
CYK256K16MCBU-55BVXI 4-Mbit (256K x 16) Pseudo Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CYII4SM1300AA-QBC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:1.3 MPxl Rolling Shutter CMOS Image Sensor
CYII4SM1300AA-QDC 制造商:Cypress Semiconductor 功能描述:CYII4SM1300AA-QDC
CYII4SM1300AA-QWC 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:IBIS4-1300 1.3 MPxl Rolling Shutter CMOS Image Sensor
CYII4SM6600AB 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:6.6 MP CMOS Image Sensor
CYII4SM6600AB-HDC 制造商:Cypress Semiconductor 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*