參數(shù)資料
型號： CY8C29566-24AXIT
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： 外設(shè)及接口
英文描述： Mixed Signal Array
中文描述： MULTIFUNCTION PERIPHERAL, PQFP44
封裝： LEAD FREE, MS-026, TQFP-44
文件頁數(shù)： 2/40頁
文件大?。?/td> 474K
代理商： CY8C29566-24AXIT
August 3, 2004
Document No. 38-12013 Rev. *F
2
CY8C29x66 Preliminary Data Sheet
PSoC Overview
tors, to simplify programming of real time embedded events.
Program execution is timed and protected using the included
Sleep and Watch Dog Timers (WDT).
Memory encompasses 32 KB of Flash for program storage, 2
KB of SRAM for data storage, and up to 2 KB of EEPROM emu-
lated using the Flash. Program Flash utilizes four protection lev-
els on blocks of 64 bytes, allowing customized software IP
protection.
The PSoC device incorporates flexible internal clock genera-
tors, including a 24 MHz IMO (internal main oscillator) accurate
to 2.5% over temperature and voltage. The 24 MHz IMO can
also be doubled to 48 MHz for use by the digital system. A low
power 32 kHz ILO (internal low speed oscillator) is provided for
the Sleep timer and WDT. If crystal accuracy is desired, the
ECO (32.768 kHz external crystal oscillator) is available for use
as a Real Time Clock (RTC) and can optionally generate a crys-
tal-accurate 24 MHz system clock using a PLL. The clocks,
together with programmable clock dividers (as a System
Resource), provide the flexibility to integrate almost any timing
requirement into the PSoC device.
PSoC GPIOs provide connection to the CPU, digital and analog
resources of the device. Each pin’s drive mode may be selected
from eight options, allowing great flexibility in external interfac-
ing. Every pin also has the capability to generate a system inter-
rupt on high level, low level, and change from last read.
The Digital System
The Digital System is composed of 16 digital PSoC blocks.
Each block is an 8-bit resource that can be used alone or com-
bined with other blocks to form 8, 16, 24, and 32-bit peripherals,
which are called user module references. Digital peripheral con-
figurations include those listed below.
■
PWMs (8 to 32 bit)
■
PWMs with Dead band (8 to 32 bit)
■
Counters (8 to 32 bit)
■
Timers (8 to 32 bit)
■
UART 8 bit with selectable parity (up to 4)
■
SPI master and slave (up to 4 each)
■
I2C slave and master (1 available as a System Resource)
■
Cyclical Redundancy Checker/Generator (8 to 32 bit)
■
IrDA (up to 4)
■
Pseudo Random Sequence Generators (8 to 32 bit)
The digital blocks can be connected to any GPIO through a
series of global buses that can route any signal to any pin. The
buses also allow for signal multiplexing and for performing logic
operations. This configurability frees your designs from the con-
straints of a fixed peripheral controller.
Digital blocks are provided in rows of four, where the number of
blocks varies by PSoC device family. This allows you the opti-
mum choice of system resources for your application. Family
resources are shown in the table titled
“PSoC Device Charac-
teristics” on page 3
.
Digital System Block Diagram
The Analog System
The Analog System is composed of 12 configurable blocks,
each comprised of an opamp circuit allowing the creation of
complex analog signal flows. Analog peripherals are very flexi-
ble and can be customized to support specific application
requirements. Some of the more common PSoC analog func-
tions (most available as user modules) are listed below.
■
Analog-to-digital converters (up to 4, with 6- to 14-bit resolu-
tion, selectable as Incremental, Delta Sigma, and SAR)
■
Filters (2, 4, 6, or 8 pole band-pass, low-pass, and notch)
■
Amplifiers (up to 4, with selectable gain to 48x)
■
Instrumentation amplifiers (up to 2, with selectable gain to
93x)
■
Comparators (up to 4, with 16 selectable thresholds)
■
DACs (up to 4, with 6- to 9-bit resolution)
■
Multiplying DACs (up to 4, with 6- to 9-bit resolution)
■
High current output drivers (four with 40 mA drive as a Core
Resource)
DIGITAL SYSTEM
To System Bus
Digital Clocks
From Core
Digital PSoC Block Array
To Analog
System
8
R
C
R
C
8
8
8
Row 1
DBB10
DBB11
DCB12
DCB13
R
C
4
4
R
C
R
C
R
C
Row 2
DBB20
DBB21
DCB22
DCB23
4
4
Row 0
DBB00
DBB01
DCB02
DCB03
4
4
R
C
R
C
Row 3
DBB30
DBB31
DCB32
DCB33
4
4
GIE[7:0]
GIO[7:0]
GOE[7:0]
GOO[7:0]
Global Digital
Interconnect
Port 7
Port 6
Port 5
Port 4
Port 3
Port 2
Port 1
Port 0
相關(guān)PDF資料
PDF描述
CYM7232 DRAM Accelerator Module(DRAM加速器模塊)
CYM7264 DRAM Accelerator Module(DRAM加速器模塊)
CYM74P54 82430NX Chipset Level II Cache Module Family(82430NX 芯片組電平II 高速緩沖存儲器模塊系列)
CYM74BP54 82430NX Chipset Level II Cache Module Family(82430NX 芯片組電平II 高速緩沖存儲器模塊系列)
CYM74P55 82430NX Chipset Level II Cache Module Family(82430NX 芯片組電平II 高速緩沖存儲器模塊系列)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY8C2966-12PVXE 制造商:Cypress Semiconductor 功能描述:
CY8C29666-12PVXE 功能描述:可編程片上系統(tǒng) - PSoC 44 I/O 32K Flash 2K bytes RAM RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT
CY8C29666-12PVXET 功能描述:可編程片上系統(tǒng) - PSoC 44 I/O 32K Flash 2K bytes RAM RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT
CY8C29666-24LFXI 功能描述:可編程片上系統(tǒng) - PSoC IC MCU 32K FLASH 2K SRAM RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT
CY8C29666-24LFXIT 功能描述:可編程片上系統(tǒng) - PSoC 32K Flsh 2KB RAM IND RoHS:否 制造商:Cypress Semiconductor 核心:8051 處理器系列:CY8C36 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:67 MHz 程序存儲器大小:32 KB 數(shù)據(jù) RAM 大小:4 KB 片上 ADC:Yes 工作電源電壓:0.5 V to 5.5 V 工作溫度范圍:- 40 C to + 85 C 封裝 / 箱體:QFN-68 安裝風格:SMD/SMT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*