
August 3, 2004
Document No. 38-12012 Rev. *I
25
CY8C27x43 Final Data Sheet
3. Electrical Specifications
Table 3-13. Silicon Revision A – 3.3V DC Analog Reference Specifications
Symbol
BG
–
Description
Min
Typ
Max
Units
Bandgap Voltage Reference
AGND = Vdd/2
a
AGND = 2 x BandGap
a
AGND = P2[4] (P2[4] = Vdd/2)
AGND = BandGap
a
AGND = 1.6 x BandGap
a
AGND Block to Block Variation (AGND = Vdd/2)
a
RefHi = Vdd/2 + BandGap
RefHi = 3 x BandGap
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
RefHi = 3.2 x BandGap
RefLo = Vdd/2 - BandGap
RefLo = BandGap
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
1.274
Vdd/2 - 0.027
1.30
Vdd/2 - 0.003
1.326
Vdd/2 + 0.002
V
V
a. AGND tolerance includes the offsets of the local buffer in the PSoC block.
Note
See Application Note AN2012 “Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on trimmng for operation at 3.3V.
–
Not Allowed
–
–
P2[4] - 0.008
BG - 0.009
P2[4] + 0.001
BG
P2[4] + 0.009
BG + 0.009
V
V
–
1.6 x BG - 0.018
1.6 x BG
1.6 x BG + 0.018
V
–
-0.034
0.000
0.034
mV
–
–
–
–
–
–
–
–
–
–
–
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] + P2[6] - 0.075
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] - P2[6] - 0.048
P2[4] + P2[6] - 0.009
P2[4] + P2[6] + 0.057
V
P2[4] - P2[6] + 0.022
P2[4] - P2[6] + 0.092
V
Table 3-14. Silicon Revision B – 3.3V DC Analog Reference Specifications
Symbol
BG
–
Description
Min
Typ
Max
Units
Bandgap Voltage Reference
AGND = Vdd/2
a
AGND = 2 x BandGap
a
AGND = P2[4] (P2[4] = Vdd/2)
AGND = BandGap
a
AGND = 1.6 x BandGap
a
AGND Block to Block Variation (AGND = Vdd/2)
a
RefHi = Vdd/2 + BandGap
RefHi = 3 x BandGap
RefHi = 2 x BandGap + P2[6] (P2[6] = 0.5V)
RefHi = P2[4] + BandGap (P2[4] = Vdd/2)
RefHi = P2[4] + P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
RefHi = 3.2 x BandGap
RefLo = Vdd/2 - BandGap
RefLo = BandGap
RefLo = 2 x BandGap - P2[6] (P2[6] = 0.5V)
RefLo = P2[4] – BandGap (P2[4] = Vdd/2)
RefLo = P2[4]-P2[6] (P2[4] = Vdd/2, P2[6] = 0.5V)
1.28
Vdd/2 - 0.027
1.30
Vdd/2
1.32
Vdd/2 + 0.005
V
V
a. AGND tolerance includes the offsets of the local buffer in the PSoC block.
Note
See Application Note AN2012 “Adjusting PSoC Microcontroller Trims for Dual Voltage-Range Operation” for information on trimmng for operation at 3.3V.
–
Not Allowed
–
–
P2[4] - 0.008
BG - 0.009
P2[4]
BG
P2[4] + 0.009
BG + 0.009
V
V
–
1.6 x BG - 0.018
1.6 x BG
1.6 x BG + 0.018
V
–
-0.034
0.000
0.034
mV
–
–
–
–
–
–
–
–
–
–
–
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] + P2[6] - 0.06
Not Allowed
Not Allowed
Not Allowed
Not Allowed
Not Allowed
P2[4] - P2[6] - 0.048
P2[4] + P2[6] - 0.01
P2[4] + P2[6] + 0.057
V
P2[4] - P2[6] + 0.01
P2[4] - P2[6] + 0.048
V