- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380216 > CY7C4261-15AC (CYPRESS SEMICONDUCTOR CORP) 16K/32K x 9 Deep Sync FIFOs PDF資料下載
參數(shù)資料
| 型號： | CY7C4261-15AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 16K/32K x 9 Deep Sync FIFOs |
| 中文描述： | 16K X 9 OTHER FIFO, 10 ns, PQFP32 |
| 封裝： | 7 X 7 MM, 1 MM HEIGHT, PLASTIC, TQFP-32 |
| 文件頁數(shù)： | 1/18頁 |
| 文件大?。?/td> | 278K |
| 代理商： | CY7C4261-15AC |
16K/32K x 9 Deep Sync FIFOs
CY7C4261
CY7C4271
Cypress Semiconductor Corporation
Document #: 38-06015 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised August 21, 2003
Features
High-speed, low-power, first-in first-out (FIFO)
memories
16K × 9 (CY7C4261)
32K × 9 (CY7C4271)
0.5-micron CMOS for optimum speed/power
High-speed 100-MHz operation (10-ns read/write cycle
times)
Low power — I
CC
= 35 mA
Fully asynchronous and simultaneous read and write
operation
Empty, Full, Half Full, and programmable Almost Empty
and Almost Full status flags
TTL-compatible
Output Enable (OE
)
pins
Independent read and write enable pins
Center power and ground pins for reduced noise
Supports free-running 50% duty cycle clock inputs
Width-Expansion Capability
Military temp SMD Offering – CY7C4271-15LMB
32-pin PLCC/LCC and 32-pin TQFP
Pin-compatible density upgrade to CY7C42X1 family
Pin-compatible density upgrade to
IDT72201/11/21/31/41/51
Functional Description
The CY7C4261/71 are high-speed, low-power FIFO
memories with clocked read and write interfaces. All are nine
bits wide. The CY7C4261/71 are pin-compatible to the
CY7C42X1 Synchronous FIFO family. The CY7C4261/71 can
be cascaded to increase FIFO width. Programmable features
include Almost Full/Almost Empty flags. These FIFOs provide
solutions for a wide variety of data buffering needs, including
high-speed data acquisition, multiprocessor interfaces, and
communications buffering.
These FIFOs have 9-bit input and output ports that are
controlled by separate clock and enable signals. The input port
is controlled by a free-running clock (WCLK) and two
write-enable pins (WEN1, WEN2/LD).
When WEN1 is LOW and WEN2/LD is HIGH, data is written
into the FIFO on the rising edge of the WCLK signal. While
WEN1, WEN2/LD is held active, data is continually written into
the FIFO on each WCLK cycle. The output port is controlled in
a similar manner by a free-running read clock (RCLK) and two
read enable pins (REN1, REN2). In addition, the CY7C4261/71
has an output enable pin (OE). The read (RCLK) and write
(WCLK) clocks may be tied together for single-clock operation
or the two clocks may be run independently for asynchronous
read/write applications. Clock frequencies up to 100 MHz are
achievable. Depth expansion is possible using one enable
input for system control, while the other enable is controlled by
expansion logic to direct the flow of data.
Logic Block Diagram
Pin Configuration
THREE-STATE
OUTPUT REGISTER
READ
CONTROL
FLAG
LOGIC
WRITE
CONTROL
WRITE
POINTER
READ
POINTER
RESET
LOGIC
INPUT
REGISTER
FLAG
PROGRAM
REGISTER
D
0
8
RCLK
EF
PAE
PAF
FF
Q
0
8
WEN1
WCLK
RS
OE
1RAM
WEN2/LD
REN1 REN2
PLCC/LCC
Top View
D
1
D
0
PAF
PAE
RCLK
REN2
V
CC
Q
8
Q
7
Q
6
Q
5
D
8
D
7
D
6
D
5
D
4
D
3
GND
REN1
WCLK
WEN2/LD
D
2
D
8
D
7
D
D
D
4
D
3
D
2
5
6
7
8
9
10
11
12
13
1
2
3
4
5
6
7
8
OE
4
3
2
1
31 30
32
D
1
D
0
RCLK
REN2
GND
REN1
PAF
PAE
21
22
23
24
27
26
28
29
25
14 15 16 17 18 19 20
17
18
19
20
21
22
23
24
14 15 16
9 10 11 12 13
31 30
32
29 28 27
25
26
WEN1
RS
F
Q
0
1
2
Q
3
Q
4
E
F
Q
0
Q
1
Q
2
Q
3
Q
4
E
O
V
CC
Q
8
Q
7
Q
6
Q
5
WCLK
WEN2/LD
WEN1
R
TQFP
Top View
CY7C4261
CY7C4271
CY7C4261
CY7C4271
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C4261-15AI | 16K/32K x 9 Deep Sync FIFOs |
| CY7C4261-15JC | 16K/32K x 9 Deep Sync FIFOs |
| CY7C4271-35JC | 16K/32K x 9 Deep Sync FIFOs |
| CY7C4271-35JI | 16K/32K x 9 Deep Sync FIFOs |
| CY7C4261 | 16Kx9 Deep Sync FIFOs(16Kx9 位深同步先進(jìn)先出（FIFO）) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C4261-15JC | 功能描述:IC DEEP SYNC FIFO 16KX9 32-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| CY7C4261-15JCT | 制造商:Cypress Semiconductor 功能描述:FIFO Mem Sync Dual Depth/Width Uni-Dir 16K x 9 32-Pin PLCC T/R |
| CY7C4261-15JXC | 功能描述:IC DEEP SYNC FIFO 16KX9 32-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| CY7C4261-15JXCT | 功能描述:IC SYNC FIFO MEM 16KX9 32-PLCC RoHS:是 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
| CY7C4261V-10JC | 功能描述:IC DEEP SYNC FIFO 16KX9 32-PLCC RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲(chǔ)容量:256（64 x 4） 數(shù)據(jù)速率:- 訪問時(shí)間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP（0.300"，7.62mm） 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。