參數(shù)資料
型號: CY7C4225-10AI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
中文描述: 1K X 18 OTHER FIFO, 8 ns, PQFP64
封裝: 14 X 14 MM, 1.40 MM HEIGHT, PLASTIC, MS-026, TQFP-64
文件頁數(shù): 15/25頁
文件大小: 409K
代理商: CY7C4225-10AI
CY7C4425/4205/4215
CY7C4225/4235/4245
15
every valid read cycle after retransmit, previously accessed
data is read and the read pointer is incremented until it is equal
to the write pointer. Flags are governed by the relative loca-
tions of the read and write pointers and are updated during a
retransmit cycle. Data written to the FIFO after activation of RT
are transmitted also.
The full depth of the FIFO can be repeatedly retransmitted.
Width Expansion Configuration
The CY7C42X5 can be expanded in width to provide word
widths greater than 18 in increments of 18. During width ex-
pansion mode all control line inputs are common and all flags
are available. Empty (Full) flags should be created by ANDing
the Empty (Full) flags of every FIFO. This technique will avoid
ready data from the FIFO that is “staggered” by one clock cycle
due to the variations in skew between RCLK and WCLK.
Figure 1demonstrates a 36-word width by using two CY7C42X5.
Table 2. Flag Truth Table.
Number of Words in FIFO
7C4205 - 256 x 18
0
1 to n
[37]
(n+1) to 128
129 to (256 – (m+1))
(256 – m)
[38]
to 255
256
FF
H
H
H
H
H
L
PAF
H
H
H
H
L
L
HF
H
H
H
L
L
L
PAE
L
L
H
H
H
H
EF
L
H
H
H
H
H
7C4425 - 64 x 18
7C4215 - 512 x 18
0
1 to n
[37
(n+1) to 32
33 to (64 – (m+1))
(64 – m)
[38]
to 63
64
0
1 to n
[37]
(n+1) to 256
257 to (512 – (m+1))
(512 – m)
[38]
to 511
512
Number of Words in FIFO
7C4235 - 2K x 18
0
1 to n
[37]
(n+1) to 1024
1025 to (2048 – (m+1))
(2048 – m)
[38]
to 2047
2048
FF
H
H
H
H
H
L
PAF
H
H
H
H
L
L
HF
H
H
H
L
L
L
PAE
L
L
H
H
H
H
EF
L
H
H
H
H
H
7C4225 - 1K x 18
7C4245 - 4K x 18
0
1 to n
[37]
(n+1) to 512
513 to (1024 – (m+1))
(1024 – m)
[38]
to 1023
1024
0
1 to n
[37]
(n+1) to 2048
2049 to (4096 – (m+1))
(4096 – m)
[38]
to 4095
4096
Notes:
37. n = Empty Offset (Default Values: CY7C4425 n = 7, CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/7C4235/7C4245 n = 127).
38. m = Full Offset (Default Values: CY7C4425 n = 7, CY7C4205 n = 31, CY7C4215 n = 63, CY7C4225/7C4235/7C4245 n = 127).
Figure 1. Block Diagram of 64x36/256 x 36/512 x 36/1024 x 36/2048 x 36/4096 x 36 Synchronous FIFO Memory Used in a
Width Expansion Configuration.
42X5–24
FF
FF
EF
EF
WRITECLOCK(WCLK)
WRITEENABLE(WEN)
LOAD(LD)
PROGRAMMABLE(PAE)
HALF FULL FLAG(HF)
FULLFLAG(FF)
7C4425
7C4205
7C4215
7C4225
7C4235
7C4235
7C4425
7C4205
7C4215
7C4225
7C4235
7C4235
18
36
DATAIN (D)
RESET(RS)
18
RESET(RS)
READCLOCK(RCLK)
READENABLE(REN)
OUTPUTENABLE(OE)
PROGRAMMABLE(PAF)
EMPTYFLAG (EF)
18
DATAOUT(Q)
18
36
FIRST LOAD(FL)
WRITE EXPANSION IN (WXI)
READ EXPANSION IN (RXI)
相關(guān)PDF資料
PDF描述
CY7C4225-10ASC 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4225-10ASI 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4225-10JC 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-15JI 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-25AC 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C4225-10AXI 功能描述:先進先出 1Kx18 IDT Compat SYNC 先進先出 IND RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
CY7C422515AC 制造商:Cypress Semiconductor 功能描述:
CY7C4225-15AC 功能描述:IC SYNC FIFO MEM 1KX18 64LQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標準包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應商設備封裝:24-PDIP 包裝:管件 其它名稱:74F433
CY7C4225-15ACT 制造商:Cypress Semiconductor 功能描述:
CY7C4225-15ASXC 功能描述:先進先出 1Kx18 IDT Compat SYNC 先進先出 COM RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝: