參數(shù)資料
型號: CY7C4225-10AC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
中文描述: 1K X 18 OTHER FIFO, 8 ns, PQFP64
封裝: 14 X 14 MM, PLASTIC, TQFP-64
文件頁數(shù): 3/25頁
文件大?。?/td> 409K
代理商: CY7C4225-10AC
CY7C4425/4205/4215
CY7C4225/4235/4245
3
Selection Guide
7C42X5-10
100
8
10
3
0.5
8
45
50
7C42X5-15
66.7
10
15
4
1
10
45
50
7C42X5-25
40
15
25
6
1
15
45
50
7C42X5-35
28.6
20
35
7
2
20
45
50
Maximum Frequency (MHz)
Maximum Access Time (ns)
Minimum Cycle Time (ns)
Minimum Data or Enable Set-Up (ns)
Minimum Data or Enable Hold (ns)
Maximum Flag Delay (ns)
Operating Current (I
CC2
)
(mA) @ freq=20MHz
Commercial
Industrial
CY7C4425
64 x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
CY7C4205
256 x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
CY7C4215
512 x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
CY7C4225
1K x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
CY7C4235
2K x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
CY7C4245
4K x 18
68-pin PLCC
64-pin TQFP
(10x10/14x14)
Density
Packages
Pin Definitions
Signal Name
D
0–17
Q
0–17
WEN
Description
Data Inputs
I/O
I
Function
Data inputs for an 18-bit bus
Data Outputs
O
Data outputs for an 18-bit bus
Write Enable
I
Enables the WCLK input
REN
Read Enable
I
Enables the RCLK input
WCLK
Write Clock
I
The rising edge clocks data into the FIFO when WEN is LOW and the FIFO is not
Full. When LD is asserted, WCLK writes data into the programmable flag-offset
register.
RCLK
Read Clock
I
The rising edge clocks data out of the FIFO when REN is LOW and the FIFO is not
Empty. When LD is asserted, RCLK reads data out of the programmable flag-off-
set register.
WXO/HF
Write Expansion
Out/Half Full Flag
O
Dual-Mode Pin:
Single device or width expansion - Half Full status flag.
Cascaded - Write Expansion Out signal, connected to WXI of next device.
EF
Empty Flag
O
When EF is LOW, the FIFO is empty. EF is synchronized to RCLK.
FF
Full Flag
O
When FF is LOW, the FIFO is full. FF is synchronized to WCLK.
PAE
Programmable
Almost Empty
O
When PAE is LOW, the FIFO is almost empty based on the almost-empty offset
value programmed into the FIFO. PAE is asynchronous when V
CC
/SMODE is tied
to V
CC
; it is synchronized to RCLK when V
CC
/SMODE is tied to V
SS
.
When PAF is LOW, the FIFO is almost full based on the almost full offset value
programmed into the FIFO. PAF is asynchronous when V
CC
/SMODE is tied to
V
CC
; it is synchronized to WCLK when V
CC
/SMODE is tied to V
SS
.
When LD is LOW, D
0 - 17
(O
0 - 17
) are written (read) into (from) the programma-
ble-flag-offset register.
PAF
Programmable
Almost Full
O
LD
Load
I
FL/RT
First Load/
Retransmit
I
Dual-Mode Pin:
Cascaded - The first device in the daisy chain will have FL tied to V
SS
; all other
devices will have FL tied to V
CC
. In standard mode of width expansion, FL is tied
to V
SS
on all devices.
Not Cascaded - Tied to V
SS
. Retransmit function is also available in standalone
mode by strobing RT.
WXI
Write Expansion
Input
I
Cascaded - Connected to WXO of previous device.
Not Cascaded - Tied to V
SS
.
相關(guān)PDF資料
PDF描述
CY7C4225-10AI 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4225-10ASC 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4225-10ASI 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4225-10JC 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
CY7C4215-15JI 64/256/512/1K/2K/4K x18 Low-Voltage Synchronous FIFOs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C4225-10AI 制造商:Rochester Electronics LLC 功能描述:1K X 18 68 PIN IDT COMPAT SYNC FIFO - Bulk
CY7C4225-10AXI 功能描述:先進(jìn)先出 1Kx18 IDT Compat SYNC 先進(jìn)先出 IND RoHS:否 制造商:IDT 電路數(shù)量: 數(shù)據(jù)總線寬度:18 bit 總線定向:Unidirectional 存儲容量:4 Mbit 定時類型:Synchronous 組織:256 K x 18 最大時鐘頻率:100 MHz 訪問時間:10 ns 電源電壓-最大:3.6 V 電源電壓-最小:6 V 最大工作電流:35 mA 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-80 封裝:
CY7C422515AC 制造商:Cypress Semiconductor 功能描述:
CY7C4225-15AC 功能描述:IC SYNC FIFO MEM 1KX18 64LQFP RoHS:否 類別:集成電路 (IC) >> 邏輯 - FIFO 系列:CY7C 標(biāo)準(zhǔn)包裝:15 系列:74F 功能:異步 存儲容量:256(64 x 4) 數(shù)據(jù)速率:- 訪問時間:- 電源電壓:4.5 V ~ 5.5 V 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:24-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:24-PDIP 包裝:管件 其它名稱:74F433
CY7C4225-15ACT 制造商:Cypress Semiconductor 功能描述: