- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378510 > CY7C346-25JC (CYPRESS SEMICONDUCTOR CORP) USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C346-25JC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | PLD |
| 英文描述： | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
| 中文描述： | OT PLD, 52 ns, PQCC84 |
| 封裝： | PLASTIC, LCC-84 |
| 文件頁(yè)數(shù)： | 1/21頁(yè) |
| 文件大?。?/td> | 469K |
| 代理商： | CY7C346-25JC |
當(dāng)前第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)
128-Macrocell MAX
EPLD
The 128 macrocells in the CY7C346 are divided into eight
LABs, 16 per LAB. There are 256 expander product terms, 32
per LAB, to be used and shared by the macrocells within each
LAB.
Each LAB is interconnected through the programmable inter-
connect array, allowing all signals to be routed throughout the
chip.
The speed and density of the CY7C346 allow it to be used in
a wide range of applications, from replacement of large
amounts of 7400-series TTL logic, to complex controllers and
multifunction chips. With greater than 25 times the functionality
of 20-pin PLDs, the CY7C346 allows the replacement of over
50 TTL devices. By replacing large amounts of logic, the
CY7C346 reduces board space, part count, and increases
system reliability.
CY7C346
USE ULTRA37000
TM
FOR
ALL NEW DESIGNS
Cypress Semiconductor Corporation
Document #: 38-03005 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised April 19, 2004
Features
128 macrocells in eight logic array blocks (LABs)
20 dedicated inputs, up to 64 bidirectional I/O pins
Programmable interconnect array
0.8-micron double-metal CMOS EPROM technology
Available in 84-pin CLCC, PLCC, and 100-pin PGA,
PQFP
Functional Description
The CY7C346 is an Erasable Programmable Logic Device
(EPLD) in which CMOS EPROM cells are used to configure
logic functions within the device. The MAX
architecture is
100% user-configurable, allowing the device to accommodate
a variety of independent logic functions.
MACROCELL 49
MACROCELL 50
MACROCELL 51
MACROCELL 52
MACROCELL 53
MACROCELL 54
MACROCELL 55
MACROCELL 56
MACROCELL 33
MACROCELL 34
MACROCELL 35
MACROCELL 36
MACROCELL 37
MACROCELL 38
MACROCELL 39
MACROCELL 40
MACROCELL 41–48
MACROCELL 104
MACROCELL 103
MACROCELL 102
MACROCELL 101
MACROCELL 100
MACROCELL 99
MACROCELL 98
MACROCELL 97
MACROCELL 105–112
MACROCELL 120
MACROCELL 119
MACROCELL 118
MACROCELL 117
MACROCELL 116
MACROCELL 115
MACROCELL 114
MACROCELL 113
MACROCELL 121–128
MACROCELL 1
MACROCELL 2
MACROCELL 3
MACROCELL 4
MACROCELL 5
MACROCELL 6
MACROCELL 7
MACROCELL 8
MACROCELL 17
MACROCELL 18
MACROCELL 19
MACROCELL 20
MACROCELL 21
MACROCELL 22
MACROCELL 23
MACROCELL 24
Logic Block Diagram
MACROCELL 88
MACROCELL 87
MACROCELL 86
MACROCELL 85
MACROCELL 84
MACROCELL 83
MACROCELL 82
MACROCELL 81
MACROCELL 86–96
MACROCELL 25–32
MACROCELL 9–16
SYSTEM CLOCK
P
I
A
INPUT [59] (N4)
INPUT [60] (M5)
INPUT [61] (N5)
INPUT [64] (N6)
INPUT [65] (M7)
INPUT [66]
INPUT [67] (N7)
INPUT[70]
INPUT [71] (N9)
INPUT [72] (M9)
36
37
38
41
42
43
44
47
48
49
.
.
.
.
.
.
.
.
.
.
(L7)
(L8)
[100] (C13) NC
[99] (D12) NC
[98] (D13) 77
[97] (E12) 76
[96] (E13) 75
[95] (F11) 74
[92] (G13) 73
[91] (G11) 72
[90] (G12) NC
[89] (H13) NC
[86] (J13) 71
[85] (J12) 70
[84] (K13) 69
[83] (K12) 68
[82] (L13) 67
[81] (L12) 64
[80] (M13) NC
[79] (M12) NC
[78] (N13) 63
[77] (M11) 60
[76] (N12) 59
[75] (N11) 58
[74] (M10) 57
[73] (N10) 56
[58] (M4) NC
[57] (N3) NC
[56] (M3) 55
[55] (N2) 54
[54] (M2) 53
[53] (N1) 52
[52] (L2) 51
[51] (M1) 50
8 (B13)
9 (C12)
10 (A13) [3]
11 (B12) [4]
12 (A12) [5]
13 (11)
NC (A11) [7]
NC (B10) [8]
[1]
[2]
[6]
14 (A4) [23]
15 (B4) [24]
16 (A3) [25]
17 (A2) [26]
18 (B3) [27]
21 (A1) [28]
NC (B2) [29]
NC (B1) [30]
22 (C2) [31]
25 (C1) [32]
26 (D2) [33]
27 (D1) [34]
28 (E2) [35]
29 (E1) [36]
NC (F1) [39]
NC (G2)[40]
30 (G3) [41]
31 (G1) [42]
32 (H3) [45]
33 (J1) [46]
34 (J2) [47]
35 (K1) [48]
NC (K2) [49]
NC (L1) [50]
LAB H
LAB G
LAB F
LAB E
LAB A
LAB B
LAB C
LAB D
3, 20, 37, 54 (A6,B6,F12,F13,H1,H2,M8,N8)
[18, 19, 43, 44, 68, 69, 93, 94]
16, 33, 50, 67 (B8,C8,F2,F3,H11,H12,L6,M6)
[12, 13, 37, 38, 62, 63, 87, 88]
VCC
GND
() – PERTAIN TO 100-PIN PGA PACKAGE
[ ] –PERTAIN TO 100-PIN PQFP PACKAGE
1 (C7) [16]
78 (A10) [9]
79 (B9) [10]
80 (A9) [11]
83 (A8) [14]
84 (B7) [15]
2 (A7) [17]
5 (C6) [20]
6 (A5) [21]
7 (B5) [22]
INPUT/CLK
INPUT
.....
.....
.....
.....
.....
.....
.....
.....
.....
..
.
.
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
INPUT
.
.
..
..
..
..
MACROCELL 73–80
MACROCELL 72
MACROCELL 71
MACROCELL 70
MACROCELL 69
MACROCELL 68
MACROCELL 67
MACROCELL 66
MACROCELL 65
MACROCELL 57– 64
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C346-25JI | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
| CY7C346-25NC | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
| CY7C346-25NI | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
| CY7C346-25RC | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
| CY7C346-25RI | USE ULTRA37000TM FOR ALL NEW DESIGNS(128-Macrocell MAX EPLD) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C346-35HI | 制造商:QP Semiconductor 功能描述:CYP BIN-7C346A 35NS-LCC-I/T |
| CY7C346-35RI | 制造商:QP Semiconductor 功能描述: |
| CY7C346B-25NC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 50MHz 0.65um Technology 5V 100-Pin PQFP |
| CY7C346B-30JI | 制造商:QP Semiconductor 功能描述:CYP 7C346B DIE 30NS-PLCC |
| CY7C346B-35NC | 制造商:Cypress Semiconductor 功能描述:CPLD MAX 制造商:Cypress Semiconductor 功能描述:CPLD MAX? Family 2.5K Gates 128 Macro Cells 33.3MHz 0.65um Technology 5V 100-Pin PQFP |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。