參數(shù)資料
型號(hào): CY7C185-35VC
英文描述: x8 SRAM
中文描述: x8的SRAM
文件頁(yè)數(shù): 5/9頁(yè)
文件大小: 194K
代理商: CY7C185-35VC
CY7C1019B/
CY7C10191B
Document #: 38-05026 Rev. *A
Page 5 of 9
Write Cycle No. 1 (CE Controlled)[12, 13]
Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[12, 13]
Notes:
12. Data I/O is high impedance if OE = VIH.
13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.
14. During this period the I/Os are in the output state and input signals should not be applied.
Switching Waveforms (continued)
tWC
DATA VALID
tAW
tSA
tPWE
tHA
tHD
tSD
tSCE
CE
ADDRESS
WE
DATA I/O
tHD
tSD
tPWE
tSA
tHA
tAW
tSCE
tWC
tHZOE
DATAIN VALID
CE
ADDRESS
WE
DATA I/O
OE
NOTE 14
相關(guān)PDF資料
PDF描述
CY7C185-35VCT x8 SRAM
CY7C185-35VIT x8 SRAM
CY7C185-45DC x8 SRAM
CY7C185-45LC x8 SRAM
CY7C185-45PC x8 SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C18535VCT 制造商:CYPRESS 功能描述:New
CY7C185-35VCT 制造商:Cypress Semiconductor 功能描述: 制造商: 功能描述:
CY7C185-35VI 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 5V 64K-Bit 8K x 8 35ns 28-Pin SOJ
CY7C185-35VIT 制造商:Cypress Semiconductor 功能描述:
CY7C185-35VXC 制造商:Cypress Semiconductor 功能描述:SRAM ASYNC SGL 5V 64KBIT 8KX8 35NS 28PIN MLD SOJ - Rail/Tube