- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄170347 > CY7C1561KV18-500BZI (CYPRESS SEMICONDUCTOR CORP) 8M X 8 QDR SRAM, 0.33 ns, PBGA165 PDF資料下載
參數(shù)資料
| 型號： | CY7C1561KV18-500BZI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | SRAM |
| 英文描述： | 8M X 8 QDR SRAM, 0.33 ns, PBGA165 |
| 封裝： | 15 X 13 MM, 1.4 MM HEIGHT, FBGA-165 |
| 文件頁數(shù)： | 1/28頁 |
| 文件大小： | 827K |
| 代理商： | CY7C1561KV18-500BZI |
當(dāng)前第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
PRELIMINARY
CY7C1561KV18, CY7C1576KV18
CY7C1563KV18, CY7C1565KV18
72-Mbit QDR-II+ SRAM 4-Word Burst
Architecture (2.5 Cycle Read Latency)
Cypress Semiconductor Corporation
198 Champion Court
San Jose
, CA 95134-1709
408-943-2600
Document Number: 001-15878 Rev. *E
Revised April 03, 2009
Features
■ Separate Independent Read and Write Data Ports
Supports concurrent transactions
■ 550 MHz Clock for High Bandwidth
■ 4-word Burst for Reducing Address Bus Frequency
■ Double Data Rate (DDR) Interfaces on both Read and Write
Ports (data transferred at 1100 MHz) at 550 MHz
■ Available in 2.5 Clock Cycle Latency
■ Two Input Clocks (K and K) for precise DDR Timing
SRAM uses rising edges only
■ Echo Clocks (CQ and CQ) simplify Data Capture in High Speed
Systems
■ Data Valid Pin (QVLD) to indicate Valid Data on the Output
■ Single Multiplexed Address Input Bus latches Address Inputs
for Read and Write Ports
■ Separate Port selects for Depth Expansion
■ Synchronous Internally Self-timed Writes
■ QDR-II+ operates with 2.5 cycle read latency when DOFF is
asserted HIGH
■ Operates similar to QDR-I Device with one Cycle Read Latency
when DOFF is asserted LOW
■ Available in x8, x9, x18, and x36 Configurations
■ Full Data Coherency, providing Most Current Data
■ Core VDD = 1.8V± 0.1V; I/O VDDQ = 1.4V to VDD
Supports both 1.5V and 1.8V I/O supply
■ HSTL Inputs and Variable Drive HSTL Output Buffers
■ Available in 165-Ball FBGA Package (13 x 15 x 1.4 mm)
■ Offered in both Pb-free and non Pb-free Packages
■ JTAG 1149.1 compatible Test Access Port
■ Phase-Locked Loop (PLL) for Accurate Data Placement
Configurations
With Read Cycle Latency of 2.5 cycles:
CY7C1561KV18 – 8M x 8
CY7C1576KV18 – 8M x 9
CY7C1563KV18 – 4M x 18
CY7C1565KV18 – 2M x 36
Functional Description
The CY7C1561KV18, CY7C1576KV18, CY7C1563KV18, and
CY7C1565KV18 are 1.8V Synchronous Pipelined SRAMs,
equipped with QDR-II+ architecture. Similar to QDR-II archi-
tecture, QDR-II+ architecture consists of two separate ports: the
read port and the write port to access the memory array. The
read port has dedicated data outputs to support read operations
and the write port has dedicated data inputs to support write
operations. QDR-II+ architecture has separate data inputs and
data outputs to completely eliminate the need to “turnaround” the
data bus that exists with common I/O devices. Each port is
accessed through a common address bus. Addresses for read
and write addresses are latched on alternate rising edges of the
input (K) clock. Accesses to the QDR-II+ read and write ports are
completely independent of one another. To maximize data
throughput, both read and write ports are equipped with DDR
interfaces. Each address location is associated with four 8-bit
words (CY7C1561KV18), 9-bit words (CY7C1576KV18), 18-bit
words (CY7C1563KV18), or 36-bit words (CY7C1565KV18) that
burst sequentially into or out of the device. Because data is trans-
ferred into and out of the device on every rising edge of both input
clocks (K and K), memory bandwidth is maximized while simpli-
fying system design by eliminating bus “turnarounds”.
Depth expansion is accomplished with port selects, which
enables each port to operate independently.
All synchronous inputs pass through input registers controlled by
the K or K input clocks. All data outputs pass through output
registers controlled by the K or K input clocks. Writes are
conducted with on-chip synchronous self-timed write circuitry.
Table 1. Selection Guide
Description
550 MHz
500 MHz
450 MHz
400 MHz
Unit
Maximum Operating Frequency
550
500
450
400
MHz
Maximum Operating Current
x8
900
830
760
690
mA
x9
900
830
760
690
x18
920
850
780
710
x36
1310
1210
1100
1000
Note
1. The Cypress QDR-II+ devices surpass the QDR consortium specification and can support VDDQ = 1.4V to VDD.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C172A-25VC | 4K X 4 STANDARD SRAM, 25 ns, PDSO24 |
| CY7C188-35VC | 32K X 9 STANDARD SRAM, 35 ns, PDSO32 |
| CY7C292A-25DI | 2K X 8 OTPROM, 25 ns, CDIP24 |
| CY7C43663-12AI | 4K X 36 OTHER FIFO, 9 ns, PQFP128 |
| CY8C3444AXI-116 | MULTIFUNCTION PERIPHERAL, PQFP100 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1562XV18-366BZC | 功能描述:靜態(tài)隨機(jī)存取存儲器 72MB (4Mx18) 1.8v 366MHz QDR II 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1562XV18-366BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲器 72MB (4Mx18) 1.8v 366MHz QDR II 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1562XV18-450BZC | 功能描述:靜態(tài)隨機(jī)存取存儲器 72MB (4Mx18) 1.8v 450MHz QDR II 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1562XV18-450BZXC | 功能描述:靜態(tài)隨機(jī)存取存儲器 72MB (4Mx18) 1.8v 450MHz QDR II 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C15631KV18450BZC | 制造商:Cypress Semiconductor 功能描述:CY7C15631KV18-450BZC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。