- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379089 > CY7C1518V18-250BZC (CYPRESS SEMICONDUCTOR CORP) 72-Mbit DDR-II SRAM 2-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1518V18-250BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
| 中文描述： | 4M X 18 DDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165 |
| 文件頁數(shù)： | 22/28頁 |
| 文件大?。?/td> | 457K |
| 代理商： | CY7C1518V18-250BZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當(dāng)前第22頁第23頁第24頁第25頁第26頁第27頁第28頁
CY7C1516V18
CY7C1527V18
CY7C1518V18
CY7C1520V18
Document #: 38-05563 Rev. *D
Page 22 of 28
Switching Characteristics
Over the Operating Range
[23, 24]
Cypress
Parameter
t
POWER
Consortium
Parameter
Description
300 MHz
Min. Max. Min. Max. Min. Max. Min. Max. Min. Max.
1
–
1
–
1
278 MHz
250 MHz
200 MHz
167 MHz
Unit
ms
V
DD
(Typical) to the first
Access
[25]
K Clock and C Clock Cycle
Time
–
1
–
1
–
t
CYC
t
KHKH
3.30 5.25
3.60
5.25
4.0
6.3
5.0
7.9
6.0
8.4
ns
t
KH
t
KHKL
Input Clock (K/K and C/C)
HIGH
Input Clock (K/K and C/C)
LOW
K Clock Rise to K Clock Rise
and C to C Rise (rising edge
to rising edge)
K/K Clock Rise to C/C Clock Rise
(rising edge to rising edge)
1.32
–
1.4
–
1.6
–
2.0
–
2.4
–
ns
t
KL
t
KLKH
1.32
–
1.4
–
1.6
–
2.0
–
2.4
–
ns
t
KHKH
t
KHKH
1.49
–
1.6
–
1.8
–
2.2
–
2.7
–
ns
t
KHCH
t
KHCH
0.00 1.45
0.0
1.55
0.0
1.8
0.0
2.2
0.0
2.7
ns
Set-up Times
t
SA
t
AVKH
Address Set-up to K Clock
Rise
Control Set-up to K Clock
Rise (LD, R/W)
Double Data Rate Control
Set-up to Clock (K/K) Rise
(BWS
0
, BWS
1
, BWS
2
,
BWS
3
)
D
[X:0]
Set-up to Clock
(K/K) Rise
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
SC
t
IVKH
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
SCDDR
t
IVKH
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
t
SD[26]
t
DVKH
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
Hold Times
t
HA
t
KHAX
Address Hold after K Clock
Rise
Control Hold after K Clock
Rise (LD, R/W)
Double Data Rate Control
Hold after Clock (K/K) Rise
(BWS
0
, BWS
1
, BWS
2
,
BWS
3
)
D
[X:0]
Hold after Clock
(K/K) Rise
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
HC
t
KHIX
0.4
–
0.4
–
0.5
–
0.6
–
0.7
–
ns
t
HCDDR
t
KHIX
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
t
HD
t
KHDX
0.3
–
0.3
–
0.35
–
0.4
–
0.5
–
ns
Output Times
t
CO
t
CHQV
C/C Clock Rise (or K/K in single
clock mode) to Data Valid
Data Output Hold after
Output C/C Clock Rise
(Active to Active)
–
0.45
–
0.45
–
0.45
–
0.45
–
0.50
ns
t
DOH
t
CHQX
–0.45
–
–0.45
–
–0.45
–
–0.45
–
–0.50
–
ns
t
CCQO
t
CHCQV
C/C Clock Rise to Echo
Clock Valid
–
0.45
–
0.45
–
0.45
–
0.45
–
0.50
ns
Notes:
24.All devices can operate at clock frequencies as low as 119 MHz. When a part with a maximum frequency above 133 MHz is operating at a lower clock frequency,
it requires the input timings of the frequency range in which it is being operated and will output data with the output timings of that frequency range.
25.This part has a voltage regulator internally; t
POWER
is the time that the power needs to be supplied above V
DD
minimum initially before a read or write operation
can be initiated.
26.For DQ0 data signal on CY7C1527V18 device, t
SD
is 0.5ns for 200MHz, 250MHz, 278MHz and 300MHz frequencies.
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1518V18-250BZI | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1518V18-250BZXC | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1518V18-250BZXI | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1518V18-278BZC | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
| CY7C1518V18-278BZI | 72-Mbit DDR-II SRAM 2-Word Burst Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1518V18-250BZCES | 制造商:Cypress Semiconductor 功能描述:4MX18 72M DDR-II BURST 2 SRAM - Bulk |
| CY7C1518V18-278BZCES | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1518XC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1518YC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1518ZC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。