- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379081 > CY7C1510AV18-200BZI (CYPRESS SEMICONDUCTOR CORP) 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture PDF資料下載
參數(shù)資料
| 型號： | CY7C1510AV18-200BZI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
| 中文描述： | 8M X 8 QDR SRAM, 0.45 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, MO-216, FBGA-165 |
| 文件頁數(shù)： | 11/26頁 |
| 文件大小： | 1074K |
| 代理商： | CY7C1510AV18-200BZI |
PRELIMINARY
CY7C1510AV18
CY7C1525AV18
CY7C1512AV18
CY7C1514AV18
Document #: 001-06984 Rev. *B
Page 11 of 26
Write Cycle Descriptions
(CY7C1514AV18)
[3, 9]
BWS
0
BWS
1
L
BWS
2
L
BWS
3
L
K
K
Comments
L
L-H
-
During the Data portion of a Write sequence, all four bytes (D
[35:0]
) are written
into the device.
L
L
L
L
-
L-H During the Data portion of a Write sequence, all four bytes (D
[35:0]
) are written
into the device.
L
H
H
H
L-H
-
During the Data portion of a Write sequence, only the lower byte (D
[8:0]
) is written
into the device. D
[35:9]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the lower byte (D
[8:0]
) is written
into the device. D
[35:9]
will remain unaltered.
-
During the Data portion of a Write sequence, only the byte (D
[17:9]
) is written into
the device. D
[8:0]
and D
[35:18]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the byte (D
[17:9]
) is written into
the device. D
[8:0]
and D
[35:18]
will remain unaltered.
-
During the Data portion of a Write sequence, only the byte (D
[26:18]
) is written into
the device. D
[17:0]
and D
[35:27]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the byte (D
[26:18]
) is written into
the device. D
[17:0]
and D
[35:27]
will remain unaltered.
During the Data portion of a Write sequence, only the byte (D
[35:27]
) is written into
the device. D
[26:0]
will remain unaltered.
L-H During the Data portion of a Write sequence, only the byte (D
[35:27]
) is written into
the device. D
[26:0]
will remain unaltered.
-
No data is written into the device during this portion of a write operation.
L
H
H
H
-
H
L
H
H
L-H
H
L
H
H
-
H
H
L
H
L-H
H
H
L
H
-
H
H
H
L
L-H
H
H
H
L
-
H
H
H
H
L-H
H
H
H
H
-
L-H No data is written into the device during this portion of a write operation.
[+] Feedback
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1510AV18-200BZXC | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
| CY7C1510AV18-200BZXI | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
| CY7C1510AV18-250BZC | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
| CY7C1510AV18-250BZI | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
| CY7C1510AV18-250BZXC | 72-Mbit QDR-II⑩ SRAM 2-Word Burst Architecture |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C15121TC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C15121YC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C15121YC-GBBC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1512-20VC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1512-25SC | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復。