- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379077 > CY7C1480V25-167BZC (CYPRESS SEMICONDUCTOR CORP) 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1480V25-167BZC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| 中文描述： | 2M X 36 CACHE SRAM, 3.4 ns, PBGA165 |
| 封裝： | 15 X 17 MM, 1.40 MM HEIGHT, FBGA-165 |
| 文件頁數(shù)： | 16/31頁 |
| 文件大?。?/td> | 530K |
| 代理商： | CY7C1480V25-167BZC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
CY7C1480V25
CY7C1482V25
CY7C1486V25
Document #: 38-05282 Rev. *G
Page 16 of 31
Scan Register Sizes
Register Name
Bit Size (x36)
3
1
32
73
-
Bit Size (x18)
3
1
32
54
-
Bit Size (x72)
3
1
32
-
112
Instruction
Bypass
ID
Boundary Scan Order-165FBGA
Boundary Scan Order-209BGA
Identification Codes
Instruction
EXTEST
IDCODE
Code
000
001
Description
Captures the I/O ring contents.
Loads the ID register with the vendor ID code and places the register between TDI and
TDO. This operation does not affect SRAM operations.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Forces all SRAM output drivers to a High-Z state.
Do Not Use: This instruction is reserved for future use.
Captures I/O ring contents. Places the boundary scan register between TDI and TDO.
Does not affect SRAM operation.
Do Not Use: This instruction is reserved for future use.
Do Not Use: This instruction is reserved for future use.
Places the bypass register between TDI and TDO. This operation does not affect SRAM
operations.
SAMPLE Z
010
RESERVED
SAMPLE/PRELOAD
011
100
RESERVED
RESERVED
BYPASS
101
110
111
Boundary Scan Exit Order (2M x 36)
Bit #
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
165-Ball ID
C1
D1
E1
D2
E2
F1
G1
F2
G2
J1
K1
L1
J2
M1
N1
K2
L2
M2
R1
R2
Bit #
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
165-Ball ID
R3
P2
R4
P6
R6
N6
P11
R8
P3
P4
P8
P9
P10
R9
R10
R11
N11
M11
L11
M10
Bit #
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
165-Ball ID
L10
K11
J11
K10
J10
H11
G11
F11
E11
D10
D11
C11
G10
F10
E10
A10
B10
A9
B9
A8
Bit #
61
62
63
64
65
66
67
68
69
70
71
72
73
165-Ball ID
B8
A7
B7
B6
A6
B5
A5
A4
B4
B3
A3
A2
B2
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1480V25-167BZI | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1480V25-167BZXC | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1480V25-167BZXI | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1480V25-200AXC | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
| CY7C1480V25-200AXI | 72-Mbit (2M x 36/4M x 18/1M x 72) Pipelined Sync SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1480V25200BZC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 2.5V 72M-Bit 2M x 36 3ns 165-Pin FBGA 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Quad 2.5V 72M-Bit 2M x 36 3ns 165-Pin FBGA Tray |
| CY7C1480V25-200BZC | 功能描述:靜態(tài)隨機存取存儲器 2Mx36 2.5v Sync PL 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1480V25-250BZCES | 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 2.5V 72MBIT 2MX36 3NS 165FBGA - Bulk |
| CY7C1480V33-167ACES | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1480V33-167AXC | 功能描述:靜態(tài)隨機存取存儲器 72MB (2Mx36) 3.3v 167MHz Sync 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。