參數(shù)資料
型號(hào): CY7C1418BV18-250BZXI
廠(chǎng)商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): DRAM
英文描述: 36-Mbit DDR-II SRAM 2-Word Burst Architecture
中文描述: 2M X 18 DDR SRAM, 0.45 ns, PBGA165
封裝: 15 X 17 MM, 1.40 MM HEIGHT, LEAD FREE, MO-216, FBGA-165
文件頁(yè)數(shù): 23/28頁(yè)
文件大?。?/td> 1132K
代理商: CY7C1418BV18-250BZXI
PRELIMINARY
CY7C1416BV18
CY7C1427BV18
CY7C1418BV18
CY7C1420BV18
Document Number: 001-07033 Rev. *B
Page 23 of 28
t
CQOH
t
CHCQX
Echo Clock Hold after
C/C Clock Rise
Echo Clock High to Data
Valid
Echo Clock High to Data
Invalid
Output Clock (CQ/CQ)
HIGH
[25]
CQ Clock Rise to CQ
Clock Rise
[25]
(rising edge to rising
edge)
Clock (C/C) Rise to High-Z
(Active to High-Z)
[26, 27]
Clock (C/C) Rise to
Low-Z
[26, 27]
–0.45
–0.45
–0.45
–0.45
–0.50
ns
t
CQD
t
CQHQV
0.27
0.27
0.30
0.35
0.40
ns
t
CQDOH
t
CQHQX
–0.27
–0.27
–0.30
–0.35
–0.40
ns
t
CQH
t
CQHCQL
1.24
1.35
1.55
1.95
2.45
ns
t
CQHCQH
t
CQHCQH
1.24
1.35
1.55
1.95
2.45
ns
t
CHZ
t
CHQZ
0.45
0.45
0.45
0.45
0.50
ns
t
CLZ
t
CHQX1
–0.45
–0.45
–0.45
–0.45
–0.50
ns
DLL Timing
t
KC Var
t
KC lock
t
KC Reset
Notes:
25.These parameters are extrapolated from the input timing parameters (t
- 250 ps, where 250 ps is the internal jitter. An input jitter of 200 ps (t
KC Var
) ia already
included in the t
). These parameters are only guaranteed by design and are not tested in production.
26.t
, t
, are specified with a load capacitance of 5 pF as in (b) of AC Test Loads. Transition is measured
±
100 mV from steady-state voltage.
27.At any given voltage and temperature t
CHZ
is less than t
CLZ
and t
CHZ
less than t
CO
.
t
KC Var
t
KC lock
t
KC Reset
Clock Phase Jitter
DLL Lock Time (K, C)
K Static to DLL Reset
0.20
0.20
0.20
0.20
0.20
ns
1024
30
1024
30
1024
30
1024
30
1024
30
Cycles
ns
Switching Characteristics
Over the Operating Range (continued)
[21, 22]
Cypress
Parameter
Consortium
Parameter
Description
300 MHz
Min.
278 MHz
Min. Max. Min. Max. Min. Max. Min. Max.
250 MHz
200 MHz
167 MHz
Unit
Max.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1418BV18-278BZC 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418BV18-278BZI 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418BV18-278BZXC 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418BV18-278BZXI 36-Mbit DDR-II SRAM 2-Word Burst Architecture
CY7C1418BV18-300BZC 36-Mbit DDR-II SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1418BV18-267BZXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 DDR-II Burst 2 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1418JV18-300BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 DDR II Burst 2 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1418JV18-300BZXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 2Mx18 DDR II Burst 2 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1418KV18-250BZC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36MB (2Mx18) 1.8v 250MHz DDR II 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
CY7C1418KV18-250BZCT 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 36864KB 1ms 430mA RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪(fǎng)問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray