參數(shù)資料
型號(hào): CY7C1394BV18
廠商: Cypress Semiconductor Corp.
英文描述: RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
中文描述: RAM9 QDR-I/DDR-I/QDR-II/DDR-二勘誤表
文件頁(yè)數(shù): 2/8頁(yè)
文件大?。?/td> 217K
代理商: CY7C1394BV18
Document #: 001-06217 Rev. *C
Page 2 of 8
Table 2. Issue Definition and fix status for different devices
1. DOFF Pin Issue
ISSUE DEFINITION
This issue involves the DLL not turning ON properly if a large resistor is used (eg:-10K
resistor to enable the DLL. If a 10K
or higher pullup resistor is used externally, the voltage on DOFF is not
high enough to enable the DLL.
PARAMETERS AFFECTED
The functionality of the device will be affected because of the DLL is not turning ON properly. When the DLL
is enabled, all AC and DC parameters on the datasheet are met.
TRIGGER CONDITION(S)
Having a 10K
or higher external pullup resistor for disabling the DOFF pin.
SCOPE OF IMPACT
This issue will alter the normal functionality of the QDRII/DDRII devices when the DLL is disabled.
EXPLANATION OF ISSUE
Figure 1
shows the DOFF pin circuit with an internal 5K
internal 5K
leaker.
) as an external pullup
internal resistor. The fix planned is to disable the
WORKAROUND
2.
O/P Buffer enters a locked up unde-
fined state after controls or clocks are
left floating. No proper read/write
access can be done on the device
until a dummy read is performed.
9Mb - “D” Rev - Ram9
18Mb - “B” Rev - Ram9
36Mb - “A” Rev - Ram9
72Mb - Ram9
QDR-I/DDR-I/
QDR-II/DDR-II Devices
9Mb - “D” Rev - Ram9
18Mb - “B” Rev - Ram9
36Mb - “A” Rev - Ram9
72Mb - Ram9
The fix has been implemented on
the new revision and is now avail-
able.
3.
The EXTEST function in the JTAG
test fails when input K clock is floating
in the JTAG mode.
QDR-I/DDR-I/
QDR-II/DDR-II Devices
The fix involved bypassing the ZQ
circuitry in JTAG mode. This was
done by overriding the ZQ circuit-
ry by the JTAG signal. The fix has
been implemented on the new re-
vision and is now available.
Figure 1. DOFF pin with the 5K
internal resistor
Item
Issue
Device
Fix Status
相關(guān)PDF資料
PDF描述
CY7C1411AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1413AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1415AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1416AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
CY7C1417AV18 RAM9 QDR-I/DDR-I/QDR-II/DDR- II Errata
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1399-12VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 12ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:R ASSET CODE/B REV - Bulk
CY7C139912ZC 制造商:CYP 功能描述:*
CY7C1399-12ZC 制造商:Cypress Semiconductor 功能描述:
CY7C1399-15VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 15ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C139915VI 制造商:CYPRESS 功能描述:*