參數(shù)資料
型號: CY7C1394BV18-167BZC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
中文描述: 512K X 36 DDR SRAM, 0.5 ns, PBGA165
封裝: 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FBGA-165
文件頁數(shù): 3/27頁
文件大?。?/td> 446K
代理商: CY7C1394BV18-167BZC
CY7C1392BV18
CY7C1992BV18
CY7C1393BV18
CY7C1394BV18
Document Number: 38-05623 Rev. *C
Page 3 of 27
Logic Block Diagram (CY7C1393BV18)
512K x 18
Memory
Array
CLK
Gen.
A
(18:0)
K
K
Control
Logic
Address
Register
D
[17:0]
R
Read Data Reg.
LD
BWS
0
BWS
1
Q
[17:0]
Control
Logic
Reg.
Reg.
Reg.
18
18
36
Write
Data Reg
18
V
REF
W
Write
Data Reg
512K x 18
Memory
Array
18
18
19
18
C
C
R/W
LD
R/W
CQ
CQ
DOFF
Logic Block Diagram (CY7C1394BV18)
36
128K x 36
Memory
Array
CLK
Gen.
A
(17:0)
K
K
Control
Logic
Address
Register
D
[35:0]
R
Read Data Reg.
LD
BWS
[3:0]
Q
[35:0]
Control
Logic
Reg.
Reg.
Reg.
36
36
72
Write
Data Reg
V
REF
W
Write
Data Reg
128K x 36
Memory
Array
36
36
18
36
C
C
R/W
LD
R/W
CQ
CQ
DOFF
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1394BV18-167BZI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-167BZXC 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-167BZXI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-200BZC 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
CY7C1394BV18-200BZI 18-Mbit DDR-II SIO SRAM 2-Word Burst Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1399-12VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 12ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:R ASSET CODE/B REV - Bulk
CY7C139912ZC 制造商:CYP 功能描述:*
CY7C1399-12ZC 制造商:Cypress Semiconductor 功能描述:
CY7C1399-15VC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 256K-Bit 32K x 8 15ns 28-Pin SOJ 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C139915VI 制造商:CYPRESS 功能描述:*