參數(shù)資料
型號(hào): CY7C1380C-167BZI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 18-Mb (512K x 36/1M x 18) Pipelined SRAM
中文描述: 512K X 36 CACHE SRAM, 3.4 ns, PBGA165
封裝: 13 X 15 MM, 1.20 MM HEIGHT, FBGA-165
文件頁(yè)數(shù): 28/36頁(yè)
文件大?。?/td> 788K
代理商: CY7C1380C-167BZI
CY7C1380C
CY7C1382C
Document #: 38-05237 Rev. *D
Page 28 of 36
Switching Waveforms
Read Cycle Timing
[21]
Notes:
21.On this diagram, when CE is LOW: CE
is LOW, CE
is HIGH and CE
is LOW. When CE is HIGH: CE
1
is HIGH or CE
2
is LOW or CE
3
is HIGH.
22.Full width write can be initiated by either GW LOW; or by GW HIGH, BWE LOW and BW
X
LOW.
tCYC
tCL
CLK
ADSP
tADH
tADS
ADDRESS
tCH
OE
ADSC
CE
tAH
tAS
A1
tCEH
tCES
GW, BWE,
BWx
Data Out (Q)
High-Z
tCLZ
tDOH
tCO
ADV
tOEHZ
tCO
Single READ
BURST READ
tOEV
tOELZ
tCHZ
ADV
suspends
burst.
Burst wraps around
to its initial state
tADVH
tADVS
tWEH
tWES
tADH
tADS
Q(A2)
Q(A2 + 1)
Q(A2 + 2)
Q(A1)
Q(A2)
Q(A2 + 1)
Q(A2 + 3)
A2
A3
Deselect
cycle
Burst continued with
new base address
DON’T CARE
UNDEFINED
相關(guān)PDF資料
PDF描述
CY7C1380D 18-Mbit (512K x 36/1M x 18) Pipelined SRAM(18-Mb (512K x 36/1M x 18)管道式SRAM)
CY7C1381D 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D-100AXC 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D-100AXI 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
CY7C1381D-100BGC 18-Mbit (512K x 36/1M x 18) Flow-Through SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1380C-200AC 制造商:Rochester Electronics LLC 功能描述:16MB (512KX36) 3.3V SYNC-PIPE (SINGLE CYCLE DESELECT) SRAM - Bulk
CY7C1380C225AC 制造商:Cypress 功能描述:_
CY7C1380C-225AC 制造商:Cypress 功能描述:_ 制造商:Cypress Semiconductor 功能描述:
CY7C1380CV25-167AC 制造商:Cypress Semiconductor 功能描述:
CY7C1380D-133AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 512Kx36 3.3V COM 1CD Sync PL 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray