- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378501 > CY7C1364B (Cypress Semiconductor Corp.) 9-Mb (256K x 32) Pipelined Sync SRAM(9-Mb (256K x 32)管道式同步SRAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C1364B |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 9-Mb (256K x 32) Pipelined Sync SRAM(9-Mb (256K x 32)管道式同步SRAM) |
| 中文描述： | 9紅蛋白（256K × 32）流水線同步靜態(tài)存儲器（9字節(jié)（256K × 32）管道式同步靜態(tài)存儲器） |
| 文件頁數(shù)： | 1/16頁 |
| 文件大小： | 334K |
| 代理商： | CY7C1364B |
9-Mb (256K x 32) Pipelined Sync SRAM
CY7C1364B
Cypress Semiconductor Corporation
Document #: 38-05420 Rev. **
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised January 26, 2004
Features
Registered inputs and outputs for pipelined operation
256K × 32 common I/O architecture
3.3V core power supply
3.3V I/O operation
Fast clock-to-output times
— 3.0 ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
Provide high-performance 3-1-1-1 access rate
User-selectable burst counter supporting Intel
Pentium
interleaved or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
Offered in JEDEC-standard 100-pin TQFP package
“ZZ” Sleep Mode Option
Functional Description
[1]
The CY7C1364B SRAM integrates 262,144 x 32 SRAM cells
with advanced synchronous peripheral circuitry and a two-bit
counter for internal burst operation. All synchronous inputs are
gated by registers controlled by a positive-edge-triggered
Clock Input (CLK). The synchronous inputs include all
addresses, all data inputs, address-pipelining Chip Enable
(CE
), depth-expansion Chip Enables (CE
2
and
CE
), Burst
Control inputs (ADSC, ADSP, and ADV), Write Enables
(BW
, and BWE), and Global Write (GW). Asynchronous
inputs include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of
clock when either Address Strobe Processor (ADSP) or
Address Strobe Controller (ADSC) are active. Subsequent
burst addresses can be internally generated as controlled by
the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip
to initiate a self-timed Write cycle.This part supports Byte Write
operations (see Pin Descriptions and Truth Table for further
details). Write cycles can be one to four bytes wide as
controlled by the Byte Write control inputs. GW when active
LOW causes all bytes to be written.
The CY7C1364B operates from a +3.3V core power supply
while all outputs also operate with a +3.3V supply. All inputs
and outputs are JEDEC-standard JESD8-5-compatible.
1
Note:
1. For best-practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Logic Block Diagram
ADDRESS
REGISTER
ADV
CLK
BURST
COUNTER
AND
LOGIC
CLR
Q1
Q0
ADSP
ADSC
MODE
BWE
GW
CE
1
CE
2
CE
3
OE
ENABLE
REGISTER
OUTPUT
REGISTERS
AMPS
OUTPUT
BUFFERS
E
PIPELINED
ENABLE
INPUT
REGISTERS
A0, A1, A
BW
B
BW
C
BW
D
BW
A
ARRAY
DQs
SLEEP
CONTROL
ZZ
A
[1:0]
2
DQ
A
BYTE
WRITE REGISTER
DQ
B
BYTE
WRITE REGISTER
DQ
C
BYTE
WRITE REGISTER
DQ
D
BYTE
WRITE REGISTER
DQ
A
BYTE
WRITE DRIVER
DQ
B
BYTE
WRITE DRIVER
DQ
C
BYTE
WRITE DRIVER
DQ
D
BYTE
WRITE DRIVER
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1380BV25-133BGC | 512K x 36 / 1 Mb x 18 Pipelined SRAM |
| CY7C1382BV25-150AC | 512K x 36 / 1 Mb x 18 Pipelined SRAM |
| CY7C1382BV25-150BGC | FUSE, FAST ACTING, 250MA; Current, fuse rating:250mA; Case style:Radial; Voltage rating, AC:250V; Approval Bodies:CSA, IEC60127-3, SEMKO, UL, VDE; Current, breaking capacity AC:35A; Diameter, body:8.4mm; Diameter, lead:0.6mm; Fuse RoHS Compliant: Yes |
| CY7C1382BV25-166AC | FUSE, FAST ACTING, 2A; Current, fuse rating:2A; Case style:Radial; Voltage rating, AC:250V; Approval Bodies:CSA, IEC60127-3, SEMKO, UL, VDE; Current, breaking capacity AC:35A; Diameter, body:8.4mm; Diameter, lead:0.6mm; Fuse type, RoHS Compliant: Yes |
| CY7C1382BV25-166BGC | FUSE, FAST ACTING, 500MA; Current, fuse rating:500mA; Case style:Radial; Voltage rating, AC:250V; Approval Bodies:CSA, IEC60127-3, SEMKO, UL, VDE; Current, breaking capacity AC:35A; Diameter, body:8.4mm; Diameter, lead:0.6mm; Fuse RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1364B-166AJC | 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Cypress Semiconductor 功能描述:CY7C1364B Series 9 Mb (256 K x 36) 166 MHz 3.3 V Pipelined Sync SRAM -TQFP-100 |
| CY7C1364C-166BZI | 功能描述:靜態(tài)隨機存取存儲器 9Mb (256Kx32) 靜態(tài)隨機存取存儲器 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1364CV33-166AXC | 功能描述:靜態(tài)隨機存取存儲器 9Mb (256Kx32) 靜態(tài)隨機存取存儲器 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C136-55JC | 制造商:Cypress Semiconductor 功能描述:5V 2KX8 52-PIN DUAL PORT SRAM-MASTER 制造商:Cypress Semiconductor 功能描述:CY7C136 Series 16 kb (2 K x 8) 5 V 55 ns Dual-Port Static RAM - PLCC-52 制造商:Cypress Semiconductor 功能描述:2Kx8 static RAM,CY7C136-55JC 16K PLCC52 |
| CY7C136-55JCT | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。