參數(shù)資料
型號(hào)： CY7C1354B-200BGC
廠商： CYPRESS SEMICONDUCTOR CORP
元件分類： DRAM
英文描述： 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
中文描述： 256K X 36 ZBT SRAM, 3.2 ns, PBGA119
封裝： 14 X 22 MM, 2.40 MM HEIGHT, BGA-119
文件頁數(shù)： 1/29頁
文件大?。?/td> 475K
代理商： CY7C1354B-200BGC
9-Mb (256K x 36/512K x 18) Pipelined SRAM
with NoBL Architecture
CY7C1354B
CY7C1356B
Cypress Semiconductor Corporation
Document #: 38-05114 Rev. *C
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised June 16, 2004
Features
Pin-compatible and functionally equivalent to ZBT
Supports 225-MHz bus operations with zero wait states
— Available speed grades are 225, 200, and 166 MHz
Internally self-timed output buffer control to eliminate
the need to use asynchronous OE
Fully registered (inputs and outputs) for pipelined op-
eration
Byte Write capability
Separate V
DDQ
for 3.3V or 2.5V I/O
Single 3.3V power supply
Fast clock-to-output times
— 2.8 ns (for 225-MHz device)
— 3.2ns (for 200-MHz device)
— 3.5 ns (for 166-MHz device)
Clock Enable (CEN) pin to suspend operation
Synchronous self-timed writes
Available in 100 TQFP, 119 BGA, and 165 fBGA packag-
es
IEEE 1149.1 JTAG Boundary Scan
Burst capability
–
linear or interleaved burst order
“ZZ” Sleep Mode option and Stop Clock option
Functional Description
The CY7C1354B and CY7C1356B are 3.3V, 256K x 36 and
512K x 18 Synchronous pipelined burst SRAMs with No Bus
Latency (NoBL
)
logic, respectively. They are designed to
support unlimited true back-to-back Read/Write operations
with no wait states. The CY7C1354B and CY7C1356B are
equipped with the advanced (NoBL) logic required to enable
consecutive Read/Write operations with data being trans-
ferred on every clock cycle. This feature dramatically improves
the throughput of data in systems that require frequent
Write/Read transitions. The CY7C1354B and CY7C1356B are
pin compatible and functionally equivalent to ZBT devices.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock. The
clock input is qualified by the Clock Enable (CEN) signal,
which when deasserted suspends operation and extends the
previous clock cycle.
Write operations are controlled by the Byte Write Selects
(BW
a
–BW
d
for CY7C1354B and BW
a
–BW
b
for CY7C1356B)
and a Write Enable (WE) input. All writes are conducted with
on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
A0, A1, A
C
MODE
BW
a
BW
b
BW
c
BW
d
WE
CE1
CE2
CE3
OE
READ LOGIC
DQs
DQP
a
DQP
b
DQP
c
DQP
d
D
A
T
A
S
T
E
E
R
I
N
G
O
U
T
P
U
T
B
U
F
F
E
R
S
ARRAY
E
E
INPUT
REGISTER 0
ADDRESS
REGISTER 0
WRITE ADDRESS
REGISTER 1
WRITE ADDRESS
REGISTER 2
WRITE REGISTRY
AND DATA COHERENCY
CONTROL LOGIC
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
C
ADV/LD
ADV/LD
E
INPUT
REGISTER 1
S
E
N
S
E
A
M
P
S
E
CLK
CEN
WRITE
DRIVERS
ZZ
SLEEP
CONTROL
O
U
T
P
U
T
R
E
G
I
S
T
E
R
S
Logic Block Diagram-CY7C1354B (256K x 36)
相關(guān)PDF資料
PDF描述
CY7C1354B-200BGI 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-225AI 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-225BGI 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1354B-225BZI 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
CY7C1356B 9-Mb (256K x 36/512K x 18) Pipelined SRAM with NoBL Architecture
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1354BV25-166AC 制造商:Rochester Electronics LLC 功能描述:8M- 256KX36 2.5V PIPELINE-NOBL SRAM - Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1354BV25-166AXC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1354BV25-166BZC 制造商:Cypress Semiconductor 功能描述:
CY7C1354BV25-200AC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 2.5V 9M-Bit 256K x 36 3ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:8M- 256KX36 2.5V PIPELINE-NOBL SRAM - Bulk
CY7C1354C-166AXC 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 256Kx36 3.3V NoBL Sync PL COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*