- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380191 > CY7C1351F (Cypress Semiconductor Corp.) 4-Mb (128K x 36) Flow-through SRAM with NoBL⑩ Architecture PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C1351F |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 4-Mb (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
| 中文描述： | 4字節(jié)（128K的× 36）流通過總線延遲⑩建筑的SRAM |
| 文件頁數(shù)： | 1/15頁 |
| 文件大小： | 444K |
| 代理商： | CY7C1351F |
4-Mb (128K x 36) Flow-through SRAM with
NoBL Architecture
CY7C1351F
Cypress Semiconductor Corporation
Document #: 38-05210 Rev. *B
3901 North First Street
San Jose
,
CA 95134
408-943-2600
Revised January 12, 2004
Features
Can support up to 133-MHz bus operations with zero
wait states
— Data is transferred on every clock
Pin compatible and functionally equivalent to ZBT
devices
Internally self-timed output buffer control to eliminate
the need to use OE
Registered inputs for flow-through operation
Byte Write capability
128K x 36 common I/O architecture
2.5V / 3.3V I/O power supply
Fast clock-to-output times
— 6.5 ns (for 133-MHz device)
— 7.5 ns (for 117-MHz device)
— 8.0 ns (for 100-MHz device)
— 11.0 ns (for 66-MHz device)
Clock Enable (CEN) pin to suspend operation
Synchronous self-timed writes
Asynchronous Output Enable
JEDEC-standard 100 TQFP and 119 BGA packages
Burst Capability—linear or interleaved burst order
Low standby power
Functional Description
[1]
The CY7C1351F is a 3.3V, 128K x 36 Synchronous
Flow-through Burst SRAM designed specifically to support
unlimited true back-to-back Read/Write operations without the
insertion of wait states. The CY7C1351F is equipped with the
advanced No Bus Latency (NoBL) logic required to
enable consecutive Read/Write operations with data being
transferred on every clock cycle. This feature dramatically
improves the throughput of data through the SRAM, especially
in systems that require frequent Write-Read transitions.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. The clock input is qualified by
the Clock Enable (CEN) signal, which when deasserted
suspends operation and extends the previous clock cycle.
Maximum access delay from the clock rise is 6.5 ns (133-MHz
device).
Write operations are controlled by the four Byte Write Select
(BW
[A:D]
) and a Write Enable (WE) input. All writes are
conducted with on-chip synchronous self-timed write circuitry.
Three synchronous Chip Enables (CE
1
, CE
2
, CE
3
) and an
asynchronous Output Enable (OE) provide for easy bank
selection and output three-state control. In order to avoid bus
contention, the output drivers are synchronously three-stated
during the data portion of a write sequence.
1
Note:
1. For best–practices recommendations, please refer to the Cypress application note
System Design Guidelines
on www.cypress.com.
Logic Block Diagram
C
MODE
BW
A
BW
B
WE
CE1
CE2
CE3
OE
READ
LOGIC
DQs
DQP
A
DQP
B
DQP
C
DQP
D
MEMORY
ARRAY
E
INPUT
REGISTER
BW
C
BW
D
ADDRESS
REGISTER
WRITE
REGISTRY
AND
DATA
COHERENCY
CONTROL
LOGIC
BURST
LOGIC
A0'
A1'
D1
D0
Q1
Q0
A0
A1
ADV/LD
CE
ADV/LD
C
CLK
CEN
WRITE
DRIVERS
D
A
T
A
S
T
E
E
R
I
N
G
S
E
N
S
E
A
M
P
S
WRITE ADDRESS
REGISTER
A0, A1, A
O
U
T
P
U
T
B
U
F
F
E
R
S
E
ZZ
SLEEP
Control
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1351G-100BGXI | 4-Mbit (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
| CY7C1351G | 4-Mbit (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
| CY7C1351G-100AXC | 4-Mbit (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
| CY7C1351G-100AXI | 4-Mbit (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
| CY7C1351G-100BGC | 4-Mbit (128K x 36) Flow-through SRAM with NoBL⑩ Architecture |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1351F-100AC | 功能描述:IC SRAM 4.5MBIT 100MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| CY7C1351F-100ACT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 8ns 100-Pin TQFP T/R |
| CY7C1351F-100BGC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 8ns 119-Pin BGA |
| CY7C1351F-117AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Single 3.3V 4.5M-Bit 128K x 36 7.5ns 100-Pin TQFP |
| CY7C1351G-100AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 128Kx36 3.3V NoBL Sync FT 靜態(tài)隨機(jī)存取存儲(chǔ)器 COM RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。