參數(shù)資料
型號(hào): CY7C1337
廠商: Cypress Semiconductor Corp.
英文描述: 32K x 32 Synchronous-Pipelined Cache RAM(32K x 32 同步流水線式高速緩沖存儲(chǔ)器 RAM)
中文描述: 32K的× 32同步流水線緩存內(nèi)存(32K的× 32同步流水線式高速緩沖存儲(chǔ)器的RAM)
文件頁數(shù): 1/17頁
文件大?。?/td> 321K
代理商: CY7C1337
PRELIMINARY
32K x 32 Synchronous-Pipelined Cache RAM
Functional Description
CY7C1337
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
July 1996 - Revised January 13, 1997
Features
Low (660
μ
W) standby power (f=0, L version)
Supports 117-MHz bus operations with zero wait states
Fully registered inputs and outputs for pipelined oper-
ation
32K x 32 common I/O architecture
3.3V V
DD
and 2.5V V
DDQ
for 2.5V I/Os
Fast Clock-to-output times
—5.0 ns (for 117-MHz device)
—5.5 ns (for 100-MHz device)
—8.5 ns (for 66-MHz device)
User-selectable burst counter supporting interleaved
or linear burst sequences
Separate processor and controller address strobes
Synchronous self-timed writes
Asynchronous output enable
JEDEC-standard 100 TQFP pinout
“ZZ” Sleep Mode option
Supports Stop Clock option for power conservation
The CY7C1337 is 3.3V 32K by 32 synchronous-pipelined
cache SRAM designed to support zero wait state secondary
cache with minimal glue logic.
All synchronous inputs pass through input registers controlled
by the rising edge of the clock. All data outputs pass through
output registers controlled by the rising edge of the clock.
Maximum access delay from the clock rise is 5ns (117 MHz
version). A 2-bit on-chip wraparound burst counter captures
the first address in a burst sequence and automatically incre-
ments the address for the rest of the burst access.
The CY7C1337 supports either the interleaved burst se-
quence or a linear burst sequence used by processors such
as the PowerPC. The burst sequence is selected through the
MODE pin. Accesses can be initiated by asserting either the
processor address strobe (ADSP) or the controller address
strobe (ADSC) at clock rise. Address advancement through
the burst sequence is controlled by the ADV input.
Byte write operations are qualified with the four Byte Write
Select (BW
[0-3]
) inputs. A Global Write Enable (GW) overrides
all byte write inputs and writes data to all four bytes. All writes
are conducted with on-chip synchronous self-timed write cir-
cuitry.
Three synchronous chip selects (CE
1
, CE
2
, CE
3
) and an asyn-
chronous output enable (OE) provide for easy bank selection
and output three-state control. In order to provide proper data
during depth expansion, OE is masked during the first clock of
a read cycle when going from a deselected to a selected state.
CLK
ADV
ADSC
ADSP
GW
BWE
BW
3
BW
2
BW
1
BW
0
1
CE
2
CE
3
OE
ZZ
BURST
COUNTER
DQ[31:24]
ADDRESS
REGISTER
D
Q
ROUTPUT
CLK
INPUT
REGISTERS
CLK
32KX32
MEMORY
ARRAY
Q
0
Q
1
Q
D
CE
CLR
SLEEP
DQ[23:16]
D
Q
D
Q
DQ[15:8]
BDQ[7:0]
D
Q
ENABLE
REGISTER
CLK
D
CE
Q
ENREGISTER
CLK
D
Q
32
32
15
13
13
15
(A
0
,A
1
)
2
MODE
Logic Block Diagram
A
[14:0]
DQ
[31:0]
相關(guān)PDF資料
PDF描述
CY7C1338G-117AXI 4-Mbit (128K x 32) Flow-Through Sync SRAM
CY7C1338G-133BGXI 4-Mbit (128K x 32) Flow-Through Sync SRAM
CY7C1338G-100AXC 4-Mbit (128K x 32) Flow-Through Sync SRAM
CY7C1338G-100AXI 4-Mbit (128K x 32) Flow-Through Sync SRAM
CY7C1338G-100BGC 4-Mbit (128K x 32) Flow-Through Sync SRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1338B-100AC 功能描述:IC SRAM 4MBIT 100MHZ 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY7C1338B-100ACT 制造商:Cypress Semiconductor 功能描述:Cache Mem 4M-Bit 3.3V SRAM 100-Pin TQFP T/R
CY7C1338B-100AXC 制造商: 功能描述: 制造商:undefined 功能描述:
CY7C1338B-100BGC 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C1338B-100BGCT 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel