參數(shù)資料
型號(hào): CY7C1176V18-333BZI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類(lèi): DRAM
英文描述: 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
中文描述: 2M X 9 QDR SRAM, 0.45 ns, PBGA165
封裝: 13 X 15 MM, 1.40 MM HEIGHT, MO-216, FPBGA-165
文件頁(yè)數(shù): 24/29頁(yè)
文件大?。?/td> 956K
代理商: CY7C1176V18-333BZI
CY7C1161V18
CY7C1176V18
CY7C1163V18
CY7C1165V18
Document Number: 001-06582 Rev. *C
Page 24 of 29
DLL Timing
t
KC Var
t
KC lock
t
KC Reset
t
KC Var
t
KC lock
t
KC Reset
Clock Phase Jitter
0.20
0.20
0.20
0.20
ns
DLL Lock Time (K)
K Static to DLL Reset
[29]
2048
2048
2048
2048
Cycles
30
30
30
30
ns
Switching Characteristics
Over the operating range
[22, 23]
(continued)
Cypress
Parameter
Consortium
Parameter
Description
400 MHz
375 MHz
333 MHz
300 MHz
Unit
Min
Max
Min
Max
Min
Max
Min
Max
Note
29.Hold to >V
IH
or <V
IL
.
[+] Feedback
相關(guān)PDF資料
PDF描述
CY7C1176V18-333BZXC 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1176V18-333BZXI 18-Mbit QDR⑩-II+ SRAM 4-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1166V18 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1166V18-300BZC 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
CY7C1166V18-300BZI 18-Mbit DDR-II+ SRAM 2-Word Burst Architecture (2.5 Cycle Read Latency)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C1214F-100AC 制造商:Cypress Semiconductor 功能描述:
CY7C1214F-100ACT 制造商:Cypress Semiconductor 功能描述:
CY7C1215F-166AC 制造商:Rochester Electronics LLC 功能描述:1MB (32K X 32) 3.3V PIPELINE SCD - Bulk 制造商:Cypress Semiconductor 功能描述:
CY7C1215H-166AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC SGL 3.3V 1MBIT 32KX32 3.5NS 100TQFP - Bulk
CY7C1217H-133AXC 制造商:Cypress Semiconductor 功能描述:SRAM SYNC QUAD 3.3V 1.125MBIT 32KX36 7.5NS 100TQFP - Bulk