- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380184 > CY7C107BN (Cypress Semiconductor Corp.) 1M x 1 Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C107BN |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 1M x 1 Static RAM |
| 中文描述： | 100萬(wàn)× 1靜態(tài)RAM |
| 文件頁(yè)數(shù)： | 1/7頁(yè) |
| 文件大?。?/td> | 308K |
| 代理商： | CY7C107BN |
1M x 1 Static RAM
CY7C107BN
CY7C1007BN
Cypress Semiconductor Corporation
Document #: 001-06426 Rev. **
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised February 1, 2006
Features
High speed
— t
AA
= 15 ns
CMOS for optimum speed/power
Automatic power-down when deselected
TTL-compatible inputs and outputs
Functional Description
The CY7C107BN and CY7C1007BN are high-performance
CMOS static RAMs organized as 1,048,576 words by 1 bit.
Easy memory expansion is provided by an active LOW Chip
Enable (CE) and three-state drivers. These devices have an
automatic
power-down
feature
consumption by more than 65% when deselected.
Writing to the devices is accomplished by taking Chip Enable
(CE) and Write Enable (WE) inputs LOW. Data on the input pin
(D
IN
) is written into the memory location specified on the
address pins (A
0
through A
19
).
Reading from the devices is accomplished by taking Chip
Enable (CE) LOW while Write Enable (WE) remains HIGH.
Under these conditions, the contents of the memory location
specified by the address pins will appear on the data output
(D
OUT
) pin.
The output pin (D
OUT
) is placed in a high-impedance state
when the device is deselected (CE HIGH) or during a write
operation (CE and WE LOW).
The CY7C107BN is available in a standard 400-mil-wide SOJ;
the CY7C1007BN is available in a standard 300-mil-wide SOJ
that
reduces
power
LogicBlock Diagram
Pin Configuration
SOJ
Top View
512 x 2048
ARRAY
A
5
A
6
A
7
A
8
COLUMN
DECODER
R
S
POWER
DOWN
WE
CE
INPUT BUFFER
D
OUT
D
IN
A
4
A
3
A
2
A
1
A
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
20
19
18
17
21
24
23
22
25
28
27
26
GND
A
11
A
12
A
13
A
14
A
WE
V
CC
A
9
A
8
A
7
A
6
A
5
A
10
CE
A
0
D
IN
D
OUT
A
2
A
1
A
4
NC
A
3
NC
A
16
A
17
A
18
A
19
A
1
A
1
A
1
A
1
A
1
A
1
A
1
A
1
A
1
A
1
A
9
Selection Guide
7C107BN-15
7C1007BN-15
15
80
2
Maximum Access Time (ns)
Maximum Operating Current (mA)
Maximum CMOS Standby Current I
SB2
(mA)
[+] Feedback
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C107BN-15VC | 1M x 1 Static RAM |
| CY7C107BN-15VI | 1M x 1 Static RAM |
| CY7C107D | 1-Mbit (1M x 1) Static RAM |
| CY7C107 | 1M x 1 Static RAM |
| CY7C107-12VC | 1M x 1 Static RAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C107BN-15VC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Dual 5V 1M-Bit 1M x 1 15ns 28-Pin SOJ |
| CY7C107BN-15VI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C107D-10VXI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1M 512K IND FAST ASYNC 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C107D-10VXIT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 1M 512K IND FAST ASYNC 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C1081DV33-12BAXI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 64MB (4Mx16) 3.3v 12ns 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。