- 您現在的位置：買賣IC網 > PDF目錄380182 > CY7C1049B-15VC (CYPRESS SEMICONDUCTOR CORP) 512K x 8 Static RAM PDF資料下載
參數資料
| 型號： | CY7C1049B-15VC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 512K x 8 Static RAM |
| 中文描述： | 512K X 8 STANDARD SRAM, 15 ns, PDSO36 |
| 封裝： | 0.400 INCH, SOJ-36 |
| 文件頁數： | 4/10頁 |
| 文件大?。?/td> | 132K |
| 代理商： | CY7C1049B-15VC |
CY7C1049B
Document #: 38-05169 Rev. *A
Page 4 of 10
Switching Characteristics
[4]
Over the Operating Range
7C1049B-12
Min.
7C1049B-15
Min.
7C1049B-17
Min.
Parameter
Read Cycle
t
power
t
RC
t
AA
t
OHA
t
ACE
t
DOE
t
LZOE
t
HZOE
t
LZCE
t
HZCE
t
PU
t
PD
Write Cycle
[8, 9]
t
WC
t
SCE
t
AW
t
HA
t
SA
t
PWE
t
SD
t
HD
t
LZWE
t
HZWE
Notes:
4.
Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified
I
/I
and 30-pF load capacitance.
5.
This part has a voltage regulator which steps down the voltage from 5V to 3.3V internally. t
power
time has to be provided initially before a read/write operation
is started.
6.
t
, t
, and t
are specified with a load capacitance of 5 pF as in part (b) of AC Test Loads. Transition is measured
±
500 mV from steady-state voltage.
7.
At any given temperature and voltage condition, t
is less than t
, t
is less than t
, and t
is less than t
for any given device.
8.
The internal write time of the memory is defined by the overlap of CE LOW, and WE LOW. CE and WE must be LOW to initiate a write, and the transition of either of
these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
9.
The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t
HZWE
and t
SD
.
Description
Max.
Max.
Max.
Unit
V
CC
(typical) to the First Access
[5]
Read Cycle Time
Address to Data Valid
Data Hold from Address Change
CE LOW to Data Valid
OE LOW to Data Valid
OE LOW to Low Z
[7]
OE HIGH to High Z
[6, 7]
CE LOW to Low Z
[7]
CE HIGH to High Z
[6, 7]
CE LOW to Power-Up
CE HIGH to Power-Down
1
12
1
1
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
15
17
12
15
17
3
3
3
12
6
15
7
17
8
0
0
0
6
7
7
3
3
3
6
7
7
0
0
0
12
15
17
Write Cycle Time
CE LOW to Write End
Address Set-Up to Write End
Address Hold from Write End
Address Set-Up to Write Start
WE Pulse Width
Data Set-Up to Write End
Data Hold from Write End
WE HIGH to Low Z
[7]
WE LOW to High Z
[6, 7]
12
10
10
0
0
10
7
0
3
15
12
12
0
0
12
8
0
3
17
12
12
0
0
12
8
0
3
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
6
7
8
相關PDF資料 |
PDF描述 |
|---|---|
| CY7C1049B-15VI | 512K x 8 Static RAM |
| CY7C1049B-17VC | 512K x 8 Static RAM |
| CY7C1049BL-25VC | 512K x 8 Static RAM |
| CY7C1049BL-25VI | 512K x 8 Static RAM |
| CY7C1049B-17VI | 512K x 8 Static RAM |
相關代理商/技術參數 |
參數描述 |
|---|---|
| CY7C1049B-15VXC | 功能描述:IC SRAM 4MBIT 15NS 36SOJ RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M（8Mx32） 速度:133MHz 接口:并聯 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C1049B-17VC | 功能描述:IC SRAM 4MBIT 17NS 36SOJ RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| CY7C1049B-1XW14 | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1049B-20VC | 功能描述:IC SRAM 4MBIT 20NS 36SOJ RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:96 系列:- 格式 - 存儲器:閃存 存儲器類型:FLASH 存儲容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應商設備封裝:48-TSOP 包裝:托盤 |
| CY7C1049B-20VI | 制造商:Cypress Semiconductor 功能描述:512K X 8 STANDARD SRAM, 20 ns, PDSO36 |
發(fā)布緊急采購，3分鐘左右您將得到回復。