- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄295355 > CY7C1018BV33L-15VC x8 SRAM PDF資料下載
參數(shù)資料
| 型號： | CY7C1018BV33L-15VC |
| 英文描述： | x8 SRAM |
| 中文描述： | x8的SRAM |
| 文件頁數(shù)： | 4/9頁 |
| 文件大?。?/td> | 194K |
| 代理商： | CY7C1018BV33L-15VC |
CY7C1019B/
CY7C10191B
Document #: 38-05026 Rev. *A
Page 4 of 9
Data Retention Characteristics Over the Operating Range (L Version Only)
Parameter
Description
Conditions
Min.
Max.
Unit
VDR
VCC for Data Retention
No input may exceed VCC + 0.5V
VCC = VDR = 2.0V,
CE > VCC – 0.3V,
VIN > VCC – 0.3V or VIN < 0.3V
2.0
V
ICCDR
Data Retention Current
300
A
tCDR
[3]
Chip Deselect to Data Retention Time
0
ns
tR
Operation Recovery Time
200
s
Data Retention Waveform
3.0V
tCDR
VDR > 2V
DATA RETENTION MODE
tR
CE
VCC
Switching Waveforms
Read Cycle No. 1[9, 10]
Read Cycle No. 2 (OE Controlled)[10, 11]
Notes:
9.
Device is continuously selected. OE, CE = VIL.
10. WE is HIGH for read cycle.
11. Address valid prior to or coincident with CE transition LOW.
PREVIOUS DATA VALID
DATA VALID
tRC
tAA
tOHA
ADDRESS
DATA OUT
50%
DATA VALID
tRC
tACE
tDOE
tLZOE
tLZCE
tPU
HIGH IMPEDANCE
tHZOE
tHZCE
tPD
HIGH
OE
CE
ICC
ISB
IMPEDANCE
ADDRESS
DATA OUT
VCC
SUPPLY
CURRENT
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1018CV33 | Memory |
| CY7C1019 | Memory |
| CY7C1019B | Memory |
| CY7C101A-35DMB | x4 SRAM |
| CY7C101A-35PC | x4 SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C1018CV33-10VC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 1M-Bit 128K x 8 10ns 32-Pin SOJ |
| CY7C1018CV33-10VCT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 1M-Bit 128K x 8 10ns 32-Pin SOJ T/R |
| CY7C1018CV33-12VC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C1018CV33-12VCT | 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述: |
| CY7C1018CV33-12VI | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。