- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379053 > CY7C09289V (Cypress Semiconductor Corp.) 3.3V 64K x16 Synchronous Dual Port Static RAM(3.3V 64K x 16 同步雙端口靜態(tài) RAM) PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C09289V |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 3.3V 64K x16 Synchronous Dual Port Static RAM(3.3V 64K x 16 同步雙端口靜態(tài) RAM) |
| 中文描述： | 3.3 64K的x16同步雙端口靜態(tài)RAM（3.3 64K的× 16同步雙端口靜態(tài)RAM）的 |
| 文件頁數(shù)： | 4/19頁 |
| 文件大?。?/td> | 783K |
| 代理商： | CY7C09289V |
CY7C09269V/79V/89V
CY7C09369V/79V/89V
Document #: 38-06056 Rev. *B
Page 4 of 19
Maximum Ratings
[12]
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature ................................. –65
°
C to +150
°
C
Ambient Temperature with
Power Applied.............................................–55
°
C to +125
°
C
Supply Voltage to Ground Potential............... –0.5V to +4.6V
DC Voltage Applied to
Outputs in High Z State............................–0.5V to V
CC
+0.5V
DC Input Voltage......................................–0.5V to V
CC
+0.5V
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage............................................ >1100V
Latch-Up Current......................................................>200mA
Note:
12.The voltage on any input or I/O pin can not exceed the power pin during power-up.
Pin Definitions
Left Port
Right Port
Description
A
0L
–A
15L
ADS
L
A
0R
–A
15R
ADS
R
Address Inputs (A
0
–A
14
for 32K, A
0
–A
13
for 16K devices).
Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to
access the part using an externally supplied address. Asserting this signal LOW also loads the
burst counter with the address present on the address pins.
CE
0L
,CE
1L
CE
0R
,CE
1R
Chip Enable Input. To select either the left or right port, both CE
0
AND CE
1
must be asserted
to their active states (CE
0
≤
V
IL
and CE
1
≥
V
IH
).
Clock Signal. This input can be free running or strobed. Maximum clock input rate is f
MAX
.
Counter Enable Input. Asserting this signal LOW increments the burst address counter of its
respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted
LOW.
CLK
L
CNTEN
L
CLK
R
CNTEN
R
CNTRST
L
CNTRST
R
Counter Reset Input. Asserting this signal LOW resets the burst address counter of its
respective port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
I/O
0L
–I/O
17L
LB
L
I/O
0R
–I/O
17R
LB
R
Data Bus Input/Output (I/O
0
–I/O
15
for x16 devices).
Lower Byte Select Input. Asserting this signal LOW enables read and write operations to the
lower byte. (I/O
0
–I/O
8
for x18, I/O
0
–I/O
7
for x16) of the memory array. For read operations both
the LB and OE signals must be asserted to drive output data on the lower byte of the data pins.
UB
L
OE
L
UB
R
OE
R
Upper Byte Select Input. Same function as LB, but to the upper byte (I/O
8/9L
–I/O
15/17L
).
Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read
operations.
R/W
L
R/W
R
Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array.
For read operations, assert this pin HIGH.
FT/PIPE
L
FT/PIPE
R
Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW.
For pipelined mode operation, assert this pin HIGH.
GND
Ground Input.
NC
No Connect.
V
CC
Power Input.
Operating Range
Range
Ambient
Temperature
0
°
C to +70
°
C
–40
°
C to +85
°
C
V
CC
Commercial
3.3V
±
300 mV
3.3V
±
300 mV
Industrial
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C09269V | 3.3V 16K x16 Synchronous Dual Port Static RAM(3.3V 16K x 16 同步雙端口靜態(tài) RAM) |
| CY7C09279V | 3.3V 32K x16 Synchronous Dual Port Static RAM(3.3V 32K x 16 同步雙端口靜態(tài) RAM) |
| CY7C09369V | 3.3V 16Kx18 Synchronous Dual Port Static RAM(3.3V 16K x 18 同步雙端口靜態(tài) RAM) |
| CY7C09379V | 3.3V 32K x18 Synchronous Dual Port Static RAM(3.3V 32K x 18 同步雙端口靜態(tài) RAM) |
| CY7C09389V | 3.3V 64K x18 Synchronous Dual Port Static RAM(3.3V 64K x 18 同步雙端口靜態(tài) RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09289V-12AC | 功能描述:IC SRAM 1MBIT 12NS 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M（2M x 8，1M x 16） 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP（0.724"，18.40mm 寬） 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤 |
| CY7C09289V-12AI | 制造商:Cypress Semiconductor 功能描述: |
| CY7C09289V-12AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 64Kx16 COM Sync Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09289V-6AXC | 功能描述:IC SRAM 1MBIT 6.5NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
| CY7C09289V-7AC | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 1M-Bit 64K x 16 18ns/7.5ns 100-Pin TQFP 制造商:Rochester Electronics LLC 功能描述:3.3V 64KX16 SYNC DUAL PORT SRAM - Bulk |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。