參數(shù)資料
型號: CY7C09199A
廠商: Cypress Semiconductor Corp.
英文描述: 128K x 9 Synchronous Dual-Port Static RAM(128K x 9 同步雙端口靜態(tài)RAM)
中文描述: 128K的× 9同步雙端口靜態(tài)存儲器(128K的× 9同步雙端口靜態(tài)RAM)的
文件頁數(shù): 5/18頁
文件大?。?/td> 330K
代理商: CY7C09199A
CY7C09079A/89/99
CY7C09179A/89/99
5
PRELIMINARY
Maximum Ratings
(Above which the useful life may be impaired. For user guide-
lines, not tested.)
Storage Temperature .................................
65
°
C to +150
°
C
Ambient Temperature with Power Applied ..
55
°
C to +125
°
C
Supply Voltage to Ground Potential...............
0.3V to +7.0V
DC Voltage Applied to
Outputs in High Z State .................................
0.5V to +7.0V
DC Input Voltage............................................
0.5V to +7.0V
Output Current into Outputs (LOW)............................. 20 mA
Static Discharge Voltage ...........................................>2001V
Latch-Up Current......................................................>200mA
Note:
10. Industrial parts are available in CY7C09099 and CY7C09199 only.
Pin Definitions
Left Port
A
0L
A
16L
ADS
L
Right Port
A
0R
A
16R
ADS
R
Description
Address Inputs (A
0
A
14
for 32K; A
0
A
15
for 64K; and A
0
A
16
for 128K devices).
Address Strobe Input. Used as an address qualifier. This signal should be asserted LOW to
access the part using an externally supplied address. Asserting this signal LOW also loads the
burst counter with the address present on the address pins.
Chip Enable Input. To select either the left or right port, both CE
0
AND CE
1
must be asserted to
their active states (CE
0
V
IL
and CE
1
V
IH
).
Clock Signal. This input can be free running or strobed. Maximum clock input rate is f
MAX
.
Counter Enable Input. Asserting this signal LOW increments the burst address counter of its
respective port on each rising edge of CLK. CNTEN is disabled if ADS or CNTRST are asserted
LOW.
Counter Reset Input. Asserting this signal LOW resets the burst address counter of its respective
port to zero. CNTRST is not disabled by asserting ADS or CNTEN.
Data Bus Input/Output (I/O
0
I/O
7
for x8 devices; I/O
0
I/O
8
for x9 devices).
Output Enable Input. This signal must be asserted LOW to enable the I/O data pins during read
operations.
Read/Write Enable Input. This signal is asserted LOW to write to the dual port memory array. For
read operations, assert this pin HIGH.
Flow-Through/Pipelined Select Input. For flow-through mode operation, assert this pin LOW. For
pipelined mode operation, assert this pin HIGH.
Ground Input.
No Connect.
Power Input.
CE
0L
,CE
1L
CE
0R
,CE
1R
CLK
L
CNTEN
L
CLK
R
CNTEN
R
CNTRST
L
CNTRST
R
I/O
0L
I/O
8L
OE
L
I/O
0R
I/O
8R
OE
R
R/W
L
R/W
R
FT/PIPE
L
FT/PIPE
R
GND
NC
V
CC
Operating Range
Range
Ambient
Temperature
0
°
C to +70
°
C
40
°
C to +85
°
C
V
CC
Commercial
Industrial
[10]
5V
±
10%
5V
±
10%
相關PDF資料
PDF描述
CY7C09179V 3.3V 32K x 9 Synchronous Dual-Port Static RAM(3.3V 32K x 9 同步雙端口靜態(tài)RAM)
CY7C09089V 3.3V 64K x 8 Synchronous Dual-Port Static RAM(3.3V 64K x 8 同步雙端口靜態(tài)RAM)
CY7C09099V 3.3V 128K x 8 Synchronous Dual-Port Static RAM(3.3V 128K x 8 同步雙端口靜態(tài)RAM)
CY7C09189V 3.3V 64K x 9 Synchronous Dual-Port Static RAM(3.3V 64K x 9 同步雙端口靜態(tài)RAM)
CY7C09199V 3.3V 128K x 9 Synchronous Dual-Port Static RAM(3.3V 128K x 9 同步雙端口靜態(tài)RAM)
相關代理商/技術參數(shù)
參數(shù)描述
CY7C09199V-12AC 制造商:Cypress Semiconductor 功能描述:
CY7C09199V-12AXC 功能描述:IC SRAM 1.152MBIT 12NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C09199V-6AC 制造商:Rochester Electronics LLC 功能描述:3.3V 128K X 9 SYNC DPSRAM - Bulk
CY7C09199V-6AXC 功能描述:IC SRAM 1.152MBIT 6.5NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應商設備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C09199V-7AC 制造商:Rochester Electronics LLC 功能描述:3.3V 128K X 9 SYNC DPSRAM - Bulk