- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379053 > CY7C09159A (Cypress Semiconductor Corp.) 8K x 9 Synchronous Dual-Port Static RAM(8K x 9 同步雙端口靜態(tài)RAM) PDF資料下載
參數(shù)資料
| 型號： | CY7C09159A |
| 廠商： | Cypress Semiconductor Corp. |
| 英文描述： | 8K x 9 Synchronous Dual-Port Static RAM(8K x 9 同步雙端口靜態(tài)RAM) |
| 中文描述： | 8K的× 9同步雙端口靜態(tài)存儲器（8K的× 9同步雙端口靜態(tài)RAM）的 |
| 文件頁數(shù)： | 2/16頁 |
| 文件大小： | 319K |
| 代理商： | CY7C09159A |
CY7C09159A
CY7C09169A
PRELIMINARY
2
Functional Description
The CY7C09159A and CY7C09169A are high-speed synchro-
nous CMOS 8K and 16K x 9 dual-port static RAMs. Two ports
are provided, permitting independent, simultaneous access for
reads and writes to any location in memory.
[3]
Registers on
control, address, and data lines allow for minimal set-up and
hold times. In pipelined output mode, data is registered for
decreased cycle time. Clock to data valid t
CD2
= 6.5 ns
[1]
(pipe-
lined). Flow-through mode can also be used to bypass the
pipelined output register to eliminate access latency. In flow-
through mode data will be available
t
CD1
= 15 ns
after the ad-
dress is clocked into the device. Pipelined output or flow-
through mode is selected via the FT/Pipe pin.
Each port contains a burst counter on the input address regis-
ter. The internal write pulse width is independent of the LOW-
to-HIGH transition of the clock signal. The internal write pulse
is self-timed to allow the shortest possible cycle times.
A HIGH on CE
0
or LOW on CE
1
for one clock cycle will power
down the internal circuitry to reduce the static power consump-
tion. The use of multiple Chip Enables allows easier banking
of multiple chips for depth expansion configurations. In the
pipelined mode, one cycle is required with CE
0
LOW and CE
1
HIGH to reactivate the outputs.
Counter enable inputs are provided to stall the operation of the
address input and utilize the internal address generated by the
internal counter for fast interleaved memory applications. A
port
’
s burst counter is loaded with the port
’
s Address Strobe
(ADS). When the port
’
s Count Enable (CNTEN) is asserted,
the address counter will increment on each LOW-to-HIGH
transition of that port
’
s clock signal. This will read/write one
word from/into each successive address location until CNTEN
is deasserted. The counter can address the entire memory
array and will loop back to the start. Counter Reset (CNTRST)
is used to reset the burst counter.
All parts are available in 100-pin Thin Quad Plastic Flatpack
(TQFP) packages.
Note:
3.
When simultaneously writing to the same location, final value cannot be guaranteed.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C09169A | 16K x 9 Synchronous Dual-Port Static RAM(16K x 9 同步雙端口靜態(tài)RAM) |
| CY7C09159V | 3.3V 8K x 9 Synchronous Dual-Port Static RAM(3.3V 8K x 9 同步雙端口靜態(tài)RAM) |
| CY7C09169V | 3.3V 16K x 9 Synchronous Dual-Port Static RAM(3.3V 16K x 9 同步雙端口靜態(tài)RAM) |
| CY7C09159 | 8K x 9 Synchronous Dual-Port Static RAM(8K x 9 同步雙端口靜態(tài)RAM) |
| CY7C09179A | 32K x 9 Synchronous Dual-Port Static RAM(32K x 9 同步雙端口靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C09159AV-12AC | 功能描述:IC SRAM 72KBIT 12NS 100LQFP RoHS:否 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:72 系列:- 格式 - 存儲器:RAM 存儲器類型:SRAM - 同步 存儲容量:9M（256K x 36） 速度:75ns 接口:并聯(lián) 電源電壓:3.135 V ~ 3.465 V 工作溫度:-40°C ~ 85°C 封裝/外殼:100-LQFP 供應(yīng)商設(shè)備封裝:100-TQFP（14x14） 包裝:托盤 其它名稱:71V67703S75PFGI |
| CY7C09159AV-12AXC | 功能描述:靜態(tài)隨機存取存儲器 3.3V 8Kx9 COM Sync Dual Port 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09159AV-9AC | 制造商:Cypress Semiconductor 功能描述: |
| CY7C09159AV-9AXC | 功能描述:靜態(tài)隨機存取存儲器 3.3V 8Kx9 COM Sync Dual Port 靜態(tài)隨機存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C09169AV-12AC | 制造商:Cypress Semiconductor 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。