參數(shù)資料
型號: CY7C0851V-133BBC
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: CONNECTOR ACCESSORY
中文描述: 64K X 36 DUAL-PORT SRAM, 4.4 ns, PBGA172
封裝: 15 X 15 MM, 1.25 MM HEIGHT, 1 MM PITCH, FBGA-172
文件頁數(shù): 11/29頁
文件大小: 764K
代理商: CY7C0851V-133BBC
CY7C0850V/CY7C0851V
CY7C0852V/CY7C0853V
Document #: 38-06070 Rev. *D
Page 11 of 29
IEEE 1149.1 Serial Boundary Scan (JTAG)
[13]
The
incorporates an IEEE 1149.1 serial boundary scan test access
port (TAP). The TAP controller functions in a manner that does
not conflict with the operation of other devices using
1149.1-compliant
TAPs.
The
JEDEC-standard 3.3V I/O logic levels. It is composed of three
input connections and one output connection required by the
test logic defined by the standard.
CY7C0850V/CY7C0851V/CY7C0852V/CY7C0853V
TAP
operates
using
Performing a TAP Reset
A reset is performed by forcing TMS HIGH (V
DD
) for five rising
edges of TCK. This reset does not affect the operation of the
devices, and may be performed while the devices are
operating. An MRST must be performed on the devices after
power-up.
Performing a Pause/Restart
When a SHIFT-DR PAUSE-DR SHIFT-DR is performed the
scan chain will output the next bit in the chain twice. For
example, if the value expected from the chain is 1010101, the
device will output a 11010101. This extra bit will cause some
testers to report an erroneous failure for the devices in a scan
test. Therefore the tester should be configured to never enter
the PAUSE-DR state.
.
2
16
2
15
2
6
2
1
2
5
2
2
2
4
2
3
2
0
2
16
2
15
2
6
2
1
2
5
2
2
2
4
2
3
2
0
2
16
2
15
2
6
2
1
2
5
2
2
2
4
2
3
2
0
2
16
2
15
2
6
2
1
2
5
2
2
2
4
2
3
2
0
H
H
L
H
1
1
0s
1
0
1
0
1
0
1
0
0
Xs
1
X
0
X
0
X
0
1
1
Xs
1
X
1
X
1
X
1
0
0
Xs
1
X
0
X
0
X
0
Masked Address
Unmasked Address
Mask
Register
bit-0
Address
Counter
bit-0
CNTINT
Example:
Load
Counter-Mask
Register = 3F
Load
Address
Counter = 8
Max
Address
Register
Max + 1
Address
Register
Figure 2. Programmable Counter-Mask Register Operation
[1, 12]
Table 4. Identification Register Definitions
Instruction Field
Revision Number (31:28)
Cypress Device ID
(27:12)
Value
Description
0h
C001h
C002h
C092h
034h
1
Reserved for version number.
Defines Cypress part number for the CY7C0851V
Defines Cypress part number for the CY7C0852V and CY7C0853V
Defines Cypress part number for the CY7C0850V
Allows unique identification of the DP family device vendor.
Indicates the presence of an ID register.
Cypress JEDEC ID (11:1)
ID Register Presence (0)
Notes:
12. The “X” in this diagram represents the counter upper bits.
13. Boundary scan is IEEE 1149.1-compatible. See “Performing a Pause/Restart” for deviation from strict 1149.1 compliance
相關(guān)PDF資料
PDF描述
CY7C0851V-133BBI CONNECTOR ACCESSORY
CY7C0851V-167AC CONNECTOR ACCESSORY
CY7C0851V-167BBC CONNECTOR ACCESSORY
CY7C0853V-133BBC FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
CY7C0853V-133BBI FLEx36TM 3.3V 32K/64K/128K/256K x 36 Synchronous Dual-Port RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY7C0851V-133BBI 制造商:Cypress Semiconductor 功能描述: 制造商:Rochester Electronics LLC 功能描述:64K X 36 SYNC DPSRAM INDUSTRAIL TEMP - Bulk
CY7C0851V-150BBC 制造商:Cypress Semiconductor 功能描述:SRAM Chip Sync Dual 3.3V 2M-Bit 64K x 36 4ns 172-Pin FBGA 制造商:Rochester Electronics LLC 功能描述:- Bulk
CY7C0851V-167AC 制造商:Rochester Electronics LLC 功能描述:3.3V 64K X 36 SYNC DUALPORT SRAM - Bulk
CY7C0851V-167AXC 功能描述:IC SRAM 2MBIT 167MHZ 176LQFP RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲器:RAM 存儲器類型:移動 SDRAM 存儲容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY7C0851V-167BBC 功能描述:靜態(tài)隨機(jī)存取存儲器 2MB (64Kx36) 3.3v 167MHz Sync 靜態(tài)隨機(jī)存取存儲器 RoHS:否 制造商:Cypress Semiconductor 存儲容量:16 Mbit 組織:1 M x 16 訪問時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray