- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄358697 > CY7C026AV-20AC (CYPRESS SEMICONDUCTOR CORP) 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C026AV-20AC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類(lèi)： | SRAM |
| 英文描述： | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
| 中文描述： | 16K X 16 DUAL-PORT SRAM, 20 ns, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁(yè)數(shù)： | 12/19頁(yè) |
| 文件大?。?/td> | 241K |
| 代理商： | CY7C026AV-20AC |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)當(dāng)前第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Document #: 38-06052 Rev. *E
Page 12 of 19
Notes:
32. R/W must be HIGH during all address transitions.
33. A write occurs during the overlap (t
or t
) of a LOW CE or SEM and a LOW UB or LB.
34. t
is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
35. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t
or (t
+ t
) to allow the I/O drivers to turn off and data to be placed on
the bus for the required t
SD
. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse can be as short as the specified t
PWE
.
36. To access RAM, CE = V
, SEM = V
.
37. To access upper byte, CE = V
, UB = V
, SEM = V
IH
.
To access lower byte, CE = V
, LB = V
, SEM = V
.
38. Transition is measured
±
500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
39. During this period, the I/O pins are in the output state, and input signals must not be applied.
40. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Switching Waveforms
(continued)
t
AW
t
WC
t
PWE
t
HD
t
SD
t
HA
CE
R/W
OE
DATAOUT
DATA IN
ADDRESS
t
HZOE
t
SA
t
HZWE
t
LZWE
Write Cycle No.1: R/W Controlled Timing
[32, 33, 34, 35]
[38]
[38]
[35]
[36, 37]
NOTE 39
NOTE 39
t
AW
t
WC
t
SCE
t
HD
t
SD
t
HA
CE
R/W
DATA IN
ADDRESS
t
SA
Write Cycle No. 2: CE Controlled Timing
[32, 33, 34, 40]
[36, 37]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1362B-166BZI | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B-166BZC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B-225BZC | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
| CY7C1362B-225BGI | BACKSHELL, MDR 68 WAY METALBACKSHELL, MDR 68 WAY METAL; Material:Aluminum; Ways, No. of:68; Colour:Steel |
| CY7C1362B-225BZI | 9-Mbit (256K x 36/512K x 18) Pipelined SRAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C026AV-20AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 16Kx16 COM Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C026AV-20AXI | 功能描述:IC SRAM 256KBIT 20NS 100LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類(lèi)型:移動(dòng) SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱(chēng):557-1327-2 |
| CY7C026AV-25AC | 功能描述:3.3V 16KX16 DUAL-PORT SRAM RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
| CY7C026AV-25ACKJ | 制造商:Cypress Semiconductor 功能描述: |
| CY7C026AV-25AI | 功能描述:IC SRAM 256KB DUAL 100-TQFP RoHS:否 類(lèi)別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:EEPROMs - 串行 存儲(chǔ)器類(lèi)型:EEPROM 存儲(chǔ)容量:4K (512 x 8) 速度:400kHz 接口:I²C，2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-MFP 包裝:帶卷 (TR) |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。