- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359518 > CY7C025AV-25AI (CYPRESS SEMICONDUCTOR CORP) 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C025AV-25AI |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4K/8K/16K x 16/18 Dual-Port Static RAM |
| 中文描述： | 8K X 16 DUAL-PORT SRAM, 25 ns, PQFP100 |
| 封裝： | PLASTIC, TQFP-100 |
| 文件頁(yè)數(shù)： | 5/19頁(yè) |
| 文件大?。?/td> | 241K |
| 代理商： | CY7C025AV-25AI |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)
CY7C024AV/025AV/026AV
CY7C0241AV/0251AV/036AV
Document #: 38-06052 Rev. *E
Page 5 of 19
Architecture
The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/
036AV consist of an array of 4K, 8K, and 16K words of 16 and
18 bits each of dual-port RAM cells, I/O and address lines, and
control signals (CE, OE, R/W). These control pins permit
independent access for reads or writes to any location in
memory. To handle simultaneous writes/reads to the same
location, a BUSY pin is provided on each port. Two Interrupt
(INT) pins can be utilized for port-to-port communication. Two
Semaphore (SEM) control pins are used for allocating shared
resources. With the M/S pin, the devices can function as a
master (BUSY pins are outputs) or as a slave (BUSY pins are
inputs). The devices also have an automatic power-down
feature controlled by CE. Each port is provided with its own
output enable control (OE), which allows data to be read from
the device.
Functional Description
The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV
/036AV are low-power CMOS 4K, 8K, and 16K ×16/18
dual-port static RAMs. Various arbitration schemes are
included on the devices to handle situations when multiple
processors access the same piece of data. Two ports are
provided, permitting independent, asynchronous access for
reads and writes to any location in memory. The devices can
be utilized as standalone 16/18-bit dual-port static RAMs or
multiple devices can be combined in order to function as a
32/36-bit or wider master/slave dual-port static RAM. An M/S
pin is provided for implementing 32/36-bit or wider memory
applications without the need for separate master and slave
devices or additional discrete logic. Application areas include
interprocessor/multiprocessor
status buffering, and dual-port video/graphics memory.
Each port has independent control pins: Chip Enable (CE),
Read or Write Enable (R/W), and Output Enable (OE). Two
designs,
communications
flags are provided on each port (BUSY and INT). BUSY
signals that the port is trying to access the same location
currently being accessed by the other port. The Interrupt flag
(INT) permits communication between ports or systems by
means of a mail box. The semaphores are used to pass a flag,
or token, from one port to the other to indicate that a shared
resource is in use. The semaphore logic is comprised of eight
shared latches. Only one side can control the latch
(semaphore) at any time. Control of a semaphore indicates
that a shared resource is in use. An automatic power-down
feature is controlled independently on each port by a Chip
Select (CE) pin.
The CY7C024AV/025AV/026AV and CY7C0241AV/0251AV/
036AV are available in 100-pin Thin Quad Plastic Flatpacks
(TQFP).
Write Operation
Data must be set up for a duration of t
SD
before the rising edge
of R/W in order to guarantee a valid write. A write operation is
controlled by either the R/W pin (see Write Cycle No. 1
waveform) or the CE pin (see Write Cycle No. 2 waveform).
Required inputs for non-contention operations are summarized
in
Table 1
.
If a location is being written to by one port and the opposite
port attempts to read that location, a port-to-port flowthrough
delay must occur before the data is read on the output;
otherwise the data read is not deterministic. Data will be valid
on the port t
DDD
after the data is presented on the other port.
Read Operation
When reading the device, the user must assert both the OE
and CE pins. Data will be available t
ACE
after CE or t
DOE
after
OE is asserted. If the user wishes to access a semaphore flag,
then the SEM pin must be asserted instead of the CE pin, and
OE must also be asserted.
Pin Definitions
Left Port
Right Port
Description
CE
L
R/W
L
OE
L
A
0L
–A
13L
CE
R
R/W
R
OE
R
A
0R
–A
13R
Chip Enable
.
Read/Write Enable
.
Output Enable
.
Address (A
0
–A
11
for 4K devices; A
0
–A
12
for 8K devices; A
0
–A
13
for
16K)
.
Data Bus Input/Output
.
Semaphore Enable
.
Upper Byte Select (I/O
8
–I/O
15
for x16 devices; I/O
9
–I/O
17
for x18
devices)
.
Lower Byte Select (I/O
0
–I/O
7
for x16 devices; I/O
0
–I/O
8
for x18
devices)
.
Interrupt Flag
.
Busy Flag
.
Master or Slave Select
.
Power
.
Ground
.
No Connect
.
I/O
0L
–I/O
17L
SEM
L
UB
L
I/O
0R
–I/O
17R
SEM
R
UB
R
LB
L
LB
R
INT
L
BUSY
L
M/S
V
CC
GND
NC
INT
R
BUSY
R
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C006AV-20AC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C006AV-20JC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C006AV-25AC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C006AV-25JC | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C1360 | Plastic Connector Backshell; Enclosure Material:Plastic; Enclosure Color:Beige; Features:Compatible with 101XX-6000EC Mini D Ribbon; Leaded Process Compatible:No; No. of Positions:36; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C025AV-25AIT | 制造商:Cypress Semiconductor 功能描述: |
| CY7C025AV-25AXC | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 8Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C025AV-25AXCT | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 8Kx16 COM Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C025AV-25AXI | 功能描述:靜態(tài)隨機(jī)存取存儲(chǔ)器 3.3V 8Kx16 IND Async Dual Port 靜態(tài)隨機(jī)存取存儲(chǔ)器 RoHS:否 制造商:Cypress Semiconductor 存儲(chǔ)容量:16 Mbit 組織:1 M x 16 訪問(wèn)時(shí)間:55 ns 電源電壓-最大:3.6 V 電源電壓-最小:2.2 V 最大工作電流:22 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TSOP-48 封裝:Tray |
| CY7C025AV-25AXIT | 功能描述:IC SRAM 128KBIT 25NS 100LQFP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M（8Mx32） 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA（8x13） 包裝:帶卷 (TR) 其它名稱:557-1327-2 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。