- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378491 > CY7C017A-15JC (CYPRESS SEMICONDUCTOR CORP) 32K/16K x8, 32K/16K x9 Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號(hào)： | CY7C017A-15JC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| 中文描述： | 32K X 9 DUAL-PORT SRAM, 15 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 1/20頁 |
| 文件大?。?/td> | 422K |
| 代理商： | CY7C017A-15JC |
32K/16K x8, 32K/16K x9
Dual-Port Static RAM
CY7C006A/CY7C007A
CY7C016A/CY7C017A
Cypress Semiconductor Corporation
Document #: 38-06045 Rev. *C
3901 North First Street
San Jose
CA 95134
408-943-2600
Revised April 11, 2005
Features
True dual-ported memory cells which allow
simultaneous access of the same memory location
16K x 8 organization (CY7C006A)
32K x 8 organization (CY7C007A)
16K x 9 organization (CY7C016A)
32K x 9 organization (CY7C017A)
0.35-micron CMOS for optimum speed/power
High-speed access: 12
[1]
/15/20 ns
Low operating power
— Active: I
CC
= 180 mA (typical)
— Standby: I
SB3
= 0.05 mA (typical)
Fully asynchronous operation
Automatic power-down
Expandable data bus to 16/18 bits or more using
Master/Slave chip select when using more than one
device
On-chip arbitration logic
Semaphores included to permit software handshaking
between ports
INT flags for port-to-port communication
Pin select for Master or Slave
Commercial temperature range
Available in 68-pin PLCC (CY7C006A, CY7C007A and
CY7C017A), 64-pin TQFP (CY7C006A), and in 80-pin
TQFP (CY7C007A and CY7C016A)
For the most recent information, visit the Cypress web site at www.cypress.com
Notes:
1. See page 7 for Load Conditions.
2. I/O
–I/O
for x8 devices; I/O
–I/O
for x9 devices.
3. BUSY is an output in master mode and an input in slave mode.
4. A
0
–A
13
for 16K; A
0
–A
14
for 32K devices.
I/O
Control
Address
Decode
A
0L
–A
13/14L
CE
L
OE
L
R/W
L
SEM
L
BUSY
L
INT
L
I/O
Control
Interrupt
Semaphore
Arbitration
M/S
Logic Block Diagram
A
0L
–A
13/1[4]
True Dual-Ported
RAM Array
A
0R
–A
13/14R
CE
R
OE
R
R/W
R
SEM
R
BUSY
R
INT
R
Address
Decode
A
0R
–A
13/14R
[2]
[2]
[3]
[3]
R/W
L
OE
L
I/O
0L
–I/O
7/8L
CE
L
R/W
R
OE
R
I/O
0R
–I/O
7/8R
CE
R
14/15
8/9
14/15
8/9
14/15
14/15
[4]
[4]
[4]
CY7C006A
CY7C017A32K/16K x 8, 32K x 9
Dual-Port Static RAM
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C017A-20JC | 32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C017AV | 3.3V 32K x9 Dual-Port Static RAM(3.3V 32Kx 9位 雙端口靜態(tài)RAM) |
| CY7C1016AV | 3.3V 16Kx9 Dual-Port Static RAM(3.3V 16Kx 9位 雙端口靜態(tài)RAM) |
| CY7C138AV | 3.3V 4Kx 8 Dual-Port Static RAM(3.3V 4Kx 8位 雙端口靜態(tài)RAM) |
| CY7C139AV | 3.3V 4Kx9 Dual-Port Static RAM(3.3V 4Kx 9位雙端口靜態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C017A-15JI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x9 Dual-Port SRAM |
| CY7C017A-20JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C017AV | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C017AV-20JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| CY7C017AV-20JI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。