- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359518 > CY7C006AV-25JC (CYPRESS SEMICONDUCTOR CORP) 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM PDF資料下載
參數(shù)資料
| 型號： | CY7C006AV-25JC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | 3.3V 4K/8K/16K/32K x 8/9 Dual-Port Static RAM |
| 中文描述： | 16K X 8 DUAL-PORT SRAM, 25 ns, PQCC68 |
| 封裝： | PLASTIC, LCC-68 |
| 文件頁數(shù)： | 10/20頁 |
| 文件大小： | 301K |
| 代理商： | CY7C006AV-25JC |
CY7C138AV/144AV/006AV
CY7C139AV/145AV/016AV
CY7C007AV/017AV
Document #: 38-06051 Rev. *A
Page 10 of 20
Notes:
29. R/W must be HIGH during all address transitions.
30. A write occurs during the overlap (t
or t
) of a LOW CE or SEM.
31. t
is measured from the earlier of CE or R/W or (SEM or R/W) going HIGH at the end of write cycle.
32. If OE is LOW during a R/W controlled write cycle, the write pulse width must be the larger of t
or (t
+ t
) to allow the I/O drivers to turn off and
data to be placed on the bus for the required t
SD
. If OE is HIGH during an R/W controlled write cycle, this requirement does not apply and the write pulse
can be as short as the specified t
.
33. Transition is measured
±
500 mV from steady state with a 5-pF load (including scope and jig). This parameter is sampled and not 100% tested.
34. To access RAM, CE = V
, SEM = V
.
35. During this period, the I/O pins are in the output state, and input signals must not be applied.
36. If the CE or SEM LOW transition occurs simultaneously with or after the R/W LOW transition, the outputs remain in the high-impedance state.
Switching Waveforms
(continued)
t
AW
t
WC
t
PWE
t
HD
t
SD
t
HA
CE
R/W
OE
DATAOUT
DATA IN
ADDRESS
t
HZOE
t
SA
t
HZWE
t
LZWE
Write Cycle No. 1: R/W Controlled Timing
[29, 30, 31, 32]
[33]
[33]
[32]
[34]
[35]
[35]
t
AW
t
WC
t
SCE
t
HD
t
SD
t
HA
CE
R/W
DATA IN
ADDRESS
t
SA
Write Cycle No. 2: CE Controlled Timing
[29, 30, 31, 36]
[34]
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY7C1360 | Plastic Connector Backshell; Enclosure Material:Plastic; Enclosure Color:Beige; Features:Compatible with 101XX-6000EC Mini D Ribbon; Leaded Process Compatible:No; No. of Positions:36; Peak Reflow Compatible (260 C):No RoHS Compliant: No |
| CY7C1360B | BACKSHELL, MDR, 36WAY, SCREW; For use with:Mini D Ribbon Connectors; Material:Glass Reinforced Polyester (PBT); Colour:Black; Connector type:Backshell; Flammability rating:UL94V-0; Temp, op. max:85(degree C); Temp, op. min:-20(degree RoHS Compliant: Yes |
| CY7C1360B-225AI | BACKSHELL, MDR, 36WAY, METAL; For use with:Mini D Ribbon 101XX-6000 EC Plug Connectors; Material:Aluminum; Colour:Nickel; Connector type:Backshell; Ways, No. of:36 RoHS Compliant: Yes |
| CY7C1360B-225AJC | BACKSHELL, MDR, 36WAY, METAL; For use with:Mini D Ribbon 101XX-6000 EC Plug Connectors; Material:Aluminum; Colour:Steel; Connector type:Backshell; Ways, No. of:36 RoHS Compliant: Yes |
| CY7C1360B-225BGI | Plastic Connector Backshell; No. of Positions:40 RoHS Compliant: Yes |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY7C007A | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C007A-12AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C007A-12JC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C007A-15AC | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:32K/16K x8, 32K/16K x9 Dual-Port Static RAM |
| CY7C007A-15AI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x8 Dual-Port SRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。