參數(shù)資料
型號(hào): CY62256VLL-70ZRXI
廠商: CYPRESS SEMICONDUCTOR CORP
元件分類: DRAM
英文描述: 256K (32K x 8) Static RAM
中文描述: 32K X 8 STANDARD SRAM, 70 ns, PDSO28
封裝: 8 X 13.40 MM, LEAD FREE, REVERSE, TSOP1-28
文件頁數(shù): 1/12頁
文件大?。?/td> 431K
代理商: CY62256VLL-70ZRXI
256K (32K x 8) Static RAM
CY62256V
Cypress Semiconductor Corporation
Document #: 38-05057 Rev. *F
198 Champion Court
San Jose
,
CA 95134-1709
408-943-2600
Revised July 25, 2006
Features
High Speed
— 70 ns
Temperature Ranges
— Commercial: 0°C to 70°C
— Industrial: –40°C to 85°C
— Automotive: –40°C to 125°C
Low voltage range:
— 2.7V – 3.6V
Low active power and standby power
Easy memory expansion with CE and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Available in a Pb-free and non Pb-free standard 28-pin
narrow SOIC, 28-pin TSOP-1 and 28-pin Reverse
TSOP-1 packages
Functional Description
[1]
The CY62256V family is composed of two high-performance
CMOS static RAM’s organized as 32K words by 8 bits. Easy
memory expansion is provided by an active LOW chip enable
(CE) and active LOW output enable (OE) and Tri-state drivers.
These devices have an automatic power-down feature,
reducing the power consumption by over 99% when
deselected.
An active LOW write enable signal (WE) controls the
writing/reading operation of the memory. When CE and WE
inputs are both LOW, data on the eight data input/output pins
(I/O
0
through I/O
7
) is written into the memory location
addressed by the address present on the address pins (A
0
through A
14
). Reading the device is accomplished by selecting
the device and enabling the outputs, CE and OE active LOW,
while WE remains inactive or HIGH. Under these conditions,
the contents of the location addressed by the information on
address pins are present on the eight data input/output pins.
The input/output pins remain in a high-impedance state unless
the chip is selected, outputs are enabled, and write enable
(WE) is HIGH.
Note:
1. For best practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com.
A
9
A
8
A
7
A
6
A
5
A
4
A
3
A
2
COLUMN
DECODER
R
S
INPUTBUFFER
POWER
DOWN
WE
OE
I/O
0
CE
I/O
1
I/O
2
I/O
3
32K × 8
ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
10
A
1
A
1
A
1
A
0
A
1
A
1
Logic Block Diagram
[+] Feedback
相關(guān)PDF資料
PDF描述
CY62256VLL-70ZXC 256K (32K x 8) Static RAM
CY62256VLL-70ZXE 256K (32K x 8) Static RAM
CY62256VLL-70ZXI 256K (32K x 8) Static RAM
CY62256VLL-70SNXE 256K (32K x 8) Static RAM
CY62256VLL-70SNXI 256K (32K x 8) Static RAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
CY62256VLL-70ZRXIT 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62256VLL-70ZXC 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:96 系列:- 格式 - 存儲(chǔ)器:閃存 存儲(chǔ)器類型:FLASH 存儲(chǔ)容量:16M(2M x 8,1M x 16) 速度:70ns 接口:并聯(lián) 電源電壓:2.65 V ~ 3.6 V 工作溫度:-40°C ~ 85°C 封裝/外殼:48-TFSOP(0.724",18.40mm 寬) 供應(yīng)商設(shè)備封裝:48-TSOP 包裝:托盤
CY62256VLL-70ZXCT 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2
CY62256VLL-70ZXE 制造商:Rochester Electronics LLC 功能描述: 制造商:Cypress Semiconductor 功能描述:
CY62256VLL-70ZXI 功能描述:IC SRAM 256KBIT 70NS 28TSOP RoHS:是 類別:集成電路 (IC) >> 存儲(chǔ)器 系列:MoBL® 標(biāo)準(zhǔn)包裝:1,000 系列:- 格式 - 存儲(chǔ)器:RAM 存儲(chǔ)器類型:移動(dòng) SDRAM 存儲(chǔ)容量:256M(8Mx32) 速度:133MHz 接口:并聯(lián) 電源電壓:1.7 V ~ 1.95 V 工作溫度:-40°C ~ 85°C 封裝/外殼:90-VFBGA 供應(yīng)商設(shè)備封裝:90-VFBGA(8x13) 包裝:帶卷 (TR) 其它名稱:557-1327-2