- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄378484 > CY62128VL-70ZRC (CYPRESS SEMICONDUCTOR CORP) Paired Cable; Number of Conductors:8; Conductor Size AWG:24; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Leaded Process Compatible:Yes; Jacket Color:Gray; Outer Diameter:0.200" RoHS Compliant: Yes PDF資料下載
參數(shù)資料
| 型號： | CY62128VL-70ZRC |
| 廠商： | CYPRESS SEMICONDUCTOR CORP |
| 元件分類： | DRAM |
| 英文描述： | Paired Cable; Number of Conductors:8; Conductor Size AWG:24; No. Strands x Strand Size:Solid; Jacket Material:Polyvinylchloride (PVC); Number of Pairs:4; Leaded Process Compatible:Yes; Jacket Color:Gray; Outer Diameter:0.200" RoHS Compliant: Yes |
| 中文描述： | 128K X 8 STANDARD SRAM, 70 ns, PDSO32 |
| 封裝： | REVERSE, TSOP1-32 |
| 文件頁數(shù)： | 1/12頁 |
| 文件大?。?/td> | 178K |
| 代理商： | CY62128VL-70ZRC |
128K x 8 Static RAM
CY62128V Family
Cypress Semiconductor Corporation
3901 North First Street
San Jose
CA 95134
408-943-2600
March 27, 2000
amily
Features
Low voltage range:
—2.7V–3.6V (CY62128V)
—2.3V–2.7V (CY62128V25)
—1.6V–2.0V (CY62128V18)
Low active power and standby power
Easy memory expansion with CE and OE features
TTL-compatible inputs and outputs
Automatic power-down when deselected
CMOS for optimum speed/power
Functional Description
The CY62128V family is composed of three high-performance
CMOS static RAMs organized as 131,072 words by 8 bits.
Easy memory expansion is provided by an active LOW Chip
Enable (CE
1
), an active HIGH Chip Enable (CE
2
), an active
LOW Output Enable (OE) and three-state drivers. These de-
vices have an automatic power-down feature, reducing the
power consumption by over 99% when deselected. The
CY62128V family is available in the standard 450-mil-wide
SOIC, 32-lead TSOP-I, and STSOP packages.
Writing to the device is accomplished by taking Chip Enable
one (CE
1
) and Write Enable (WE) inputs LOW and the Chip
Enable two (CE
2
) input HIGH. Data on the eight I/O pins (I/O
0
through I/O
7
) is then written into the location specified on the
address pins (A
0
through A
16
).
Reading from the device is accomplished by taking Chip En-
able one (CE
1
) and Output Enable (OE) LOW while forcing
Write Enable (WE) and Chip Enable two (CE
2
) HIGH. Under
these conditions, the contents of the memory location speci-
fied by the address pins will appear on the I/O pins.
The eight input/output pins (I/O
0
through I/O
7
) are placed in a
high-impedance state when the device is deselected (CE
1
HIGH or CE
2
LOW), the outputs are disabled (OE HIGH), or
during a write operation (CE
1
LOW, CE
2
HIGH, and WE LOW).
1
A
1
A
Logic Block Diagram
Pin Configurations
Top View
SOIC
A
1
A
2
A
3
A
4
A
5
A
6
A
7
A
8
COLUMN
DECODER
R
S
INPUT BUFFER
POWER
DOWN
WE
OE
I/O
0
2
I/O
1
I/O
2
I/O
3
51ARRAY
I/O
7
I/O
6
I/O
5
I/O
4
A
0
A
1
A
1
A
1
A
1
CE
1
A
1
A
9
62128V-1
62128V-2
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
19
18
20
24
23
22
21
25
28
27
26
29
32
31
30
16
17
GND
A
16
A
14
A
12
A
7
A
6
A
5
A
4
A
3
A
2
A
1
A
0
WE
A
13
A
8
A
9
A
11
V
CC
A
15
CE
2
I/O
7
I/O
6
I/O
5
I/O
4
I/O
3
NC
I/O
0
I/O
1
I/O
2
CE
1
OE
A
10
A
6
A
5
A
7
A
16
A
14
A
12
WE
CE
2
A
15
V
NC
A
4
A
13
A
8
A
9
OE
A
10
TSOP I / STSOP
Top View
(not to scale)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
32
31
30
29
28
27
26
25
24
23
22
21
20
19
18
2
I/O
1
I/O
0
A
0
I/O
I/O
7
I/O
6
I/O
4
I/O
3
I/O
5
CE
1
A
11
17
A
1
A
2
A
3
A
6
A
7
A
12
A
16
NC
A
14
WE
A
13
A
8
A
9
A
11
V
CC
A
15
A
4
A
5
OE
TSOP I
1
6
5
2
3
4
7
32
27
28
31
30
29
26
21
22
25
24
23
19
20
I/O
2
GND
I/O
3
I/O
1
I/O
7
CE
1
A
10
I/O
4
I/O
5
I/O
6
I/O
0
17
18
8
9
10
11
12
13
14
15
16
CE
2
A
1
A
0
A
3
A
2
(not to scale)
ReTop View
62128V-3
62128V-4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| CY62128VLL-70ZRC | 128K x 8 Static RAM |
| CY62128V18L-200ZRC | 128K x 8 Static RAM |
| CY62128VLL-55ZAI | 128K x 8 Static RAM |
| CY62128VLL-70SC | 128K x 8 Static RAM |
| CY62128VLL-70SI | SWITCH DETECT PB SPST RT ANG .1A |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| CY62128VL-70ZRI | 制造商:CYPRESS 制造商全稱:Cypress Semiconductor 功能描述:128K x 8 Static RAM |
| CY62128VLL-55ZAI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 1M-Bit 128K x 8 55ns 32-Pin STSOP-I |
| CY62128VLL-55ZAIT | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3.3V 1M-Bit 128K x 8 55ns 32-Pin STSOP-I T/R |
| CY62128VLL-55ZI | 制造商:Cypress Semiconductor 功能描述:SRAM Chip Async Single 3V 1M-Bit 128K x 8 55ns 32-Pin TSOP-I |
| CY62128VLL-55ZIT | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。